NDLI: Tolerating late memory traps in ILP processors

Please wait, while we are loading the content...

General Chair's Welcome

Program Chair's Message

Organizing Committees

Reviewers

Maps: a compiler-managed memory system for raw machines

Dynamic vectorization: a mechanism for exploiting far-flung ILP in ordinary programs

PipeRench: a co/processor for streaming multimedia acceleration

Speculation techniques for improving load related instruction scheduling

Correlated load-address predictors

Selective value prediction

Tolerating late memory traps in ILP processors

Memory forwarding: enabling aggressive layout optimizations by guaranteeing the safety of data relocation

Decoupling local variable accesses in a wide-issue superscalar processor

Effective jump-pointer prefetching for linked data structures

Performance of image and video processing with general-purpose processors and media ISA extensions

A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization

Commit-reconcile & fences (CRF): a new memory model for architects and compiler writers

Is SC + ILP = RC?

Memory sharing predictor: the key to a speculative coherent DSM

Simultaneous subordinate microthreading (SSMT)

The block-based trace cache

The program decision logic approach to predicated execution

A performance comparison of contemporary DRAM architectures

A scalable front-end architecture for fast instruction delivery

Area efficient architectures for information integrity in cache memories

Value prediction in VLIW machines

Storageless value prediction using prior register values

Using network interface support to avoid asynchronous protocol processing in shared virtual memory systems

Multicast snooping: a new coherence method using a multicast address network

Scaling application performance on a cache-coherent multiprocessor

Index of Authors

Tolerating late memory traps in ILP processors

Content Provider	ACM Digital Library
Author	Qiu, Xiaogang Dubois, Michel
Abstract	ILP processors can execute a large number of instructions at the same time. Thus it becomes more and more difficult to support traps efficiently. On the other hand a current trend in architecture is to support various memory functions in software rather than hardware, usually by trapping the execution processor on a cache miss, TLB miss or a failed access to a local or remote memory. These late memory traps block the faulting instruction at the top of the active list, backing up the pipeline. Moreover the support for late memory traps may affect the performance of non-faulting memory instructions as well.In this paper we analyze the overhead caused by late memory traps in ILP processors and define several measures for this overhead. In order to tolerate late memory traps, we propose hardware prefetching of exception conditions and a tagged Store buffer to implement deferred traps on Stores. We show that, with these hardware optimizations, the overhead added by the lateness of traps is significantly reduced relative to the overhead of early traps. Because of caching effects the frequency of late memory traps usually decreases as they are taken deeper in the memory hierarchy and their overall impact on the execution time becomes negligible.
Starting Page	76
Ending Page	87
Page Count	12
File Format	PDF
ISBN	0769501702
DOI	10.1145/300979.300986
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1999-05-02
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Tolerating late memory traps in ILP processors

Tolerating late memory traps in ILP processors

Tolerating Late Memory Traps in ILP Processors (1999)

Tolerating late memory traps in dynamically scheduled processors

Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors

Scalable Hardware Memory Disambiguation for High ILP Processors

Analytic evaluation of shared-memory systems with ILP processors

An evaluation of memory consistency models for shared-memory systems with ILP processors

The interaction of software prefetching with ILP processors in shared-memory systems

Tolerating late memory traps in ILP processors

Similar Documents

Tolerating late memory traps in ILP processors

Tolerating late memory traps in ILP processors

Tolerating Late Memory Traps in ILP Processors (1999)

Tolerating late memory traps in dynamically scheduled processors

Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors

Scalable Hardware Memory Disambiguation for High ILP Processors

Analytic evaluation of shared-memory systems with ILP processors

An evaluation of memory consistency models for shared-memory systems with ILP processors

The interaction of software prefetching with ILP processors in shared-memory systems

Tolerating late memory traps in ILP processors