NDLI: Maps: a compiler-managed memory system for raw machines

Please wait, while we are loading the content...

General Chair's Welcome

Program Chair's Message

Organizing Committees

Reviewers

Maps: a compiler-managed memory system for raw machines

Dynamic vectorization: a mechanism for exploiting far-flung ILP in ordinary programs

PipeRench: a co/processor for streaming multimedia acceleration

Speculation techniques for improving load related instruction scheduling

Correlated load-address predictors

Selective value prediction

Tolerating late memory traps in ILP processors

Memory forwarding: enabling aggressive layout optimizations by guaranteeing the safety of data relocation

Decoupling local variable accesses in a wide-issue superscalar processor

Effective jump-pointer prefetching for linked data structures

Performance of image and video processing with general-purpose processors and media ISA extensions

A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization

Commit-reconcile & fences (CRF): a new memory model for architects and compiler writers

Is SC + ILP = RC?

Memory sharing predictor: the key to a speculative coherent DSM

Simultaneous subordinate microthreading (SSMT)

The block-based trace cache

The program decision logic approach to predicated execution

A performance comparison of contemporary DRAM architectures

A scalable front-end architecture for fast instruction delivery

Area efficient architectures for information integrity in cache memories

Value prediction in VLIW machines

Storageless value prediction using prior register values

Using network interface support to avoid asynchronous protocol processing in shared virtual memory systems

Multicast snooping: a new coherence method using a multicast address network

Scaling application performance on a cache-coherent multiprocessor

Index of Authors

Maps: a compiler-managed memory system for raw machines

Content Provider	ACM Digital Library
Author	Barua, Rajeev Agarwal, Anant Amarasinghe, Saman Lee, Walter
Abstract	This paper describes Maps, a compiler managed memory system for Raw architectures. Traditional processors for sequential programs maintain the abstraction of a unified memory by using a single centralized memory system. This implementation leads to the infamous "Von Neumann bottleneck," with machine performance limited by the large memory latency and limited memory bandwidth. A Raw architecture addresses this problem by taking advantage of the rapidly increasing transistor budget to move much of its memory on chip. To remove the bottleneck and complexity associated with centralized memory, Raw distributes the memory with its processing elements. Unified memory semantics are implemented jointly by the hardware and the compiler. The hardware provides a clean compiler interface to its two inter-tile interconnects: a fast, statically schedulable network and a traditional dynamic network. Maps then uses these communication mechanisms to orchestrate the memory accesses for low latency and parallelism while enforcing proper dependence. It optimizes for speed in two ways: by finding accesses that can be scheduled on the static interconnect through static promotion, and by minimizing dependence sequentialization for the remaining accesses. Static promotion is performed using equivalence class unification and modulo unrolling; memory dependences are enforced through explicit synchronization and software serial ordering. We have implemented Maps based on the SUIF infrastructure. This paper demonstrates that the exclusive use of static promotion yields roughly 20-fold speedup on 32 tiles for our regular applications and about 5-fold speedup on 16 or more tiles for our irregular applications. The paper also shows that selective use of dynamic accesses can be a useful complement to the mostly static memory system.
Starting Page	4
Ending Page	15
Page Count	12
File Format	PDF
ISBN	0769501702
DOI	10.1145/300979.300980
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1999-05-02
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Maps: A Compiler-Managed Memory System for Raw Machines (1998)

Maps: a compiler-managed memory system for Raw machines

Maps: A Compiler-Managed Memory System for Raw Machines (1999)

Maps: A Compiler-Managed Memory System for Raw Machines (1998)

Maps:a compiler-managed memory system for raw machines

Maps: A Compiler-Managed Memory System for Raw Machines (1998)

Maps: A Compiler-Managed Memory System for Raw Machines (1999)

Abstract Maps: A Compiler-Managed Memory System for Raw Machines

Maps: a compiler-managed memory system for software-exposed architectures (2000).

Maps: a compiler-managed memory system for raw machines

Similar Documents

Maps: A Compiler-Managed Memory System for Raw Machines (1998)

Maps: a compiler-managed memory system for Raw machines

Maps: A Compiler-Managed Memory System for Raw Machines (1999)

Maps: A Compiler-Managed Memory System for Raw Machines (1998)

Maps:a compiler-managed memory system for raw machines

Maps: A Compiler-Managed Memory System for Raw Machines (1998)

Maps: A Compiler-Managed Memory System for Raw Machines (1999)

Abstract Maps: A Compiler-Managed Memory System for Raw Machines

Maps: a compiler-managed memory system for software-exposed architectures (2000).

Maps: a compiler-managed memory system for raw machines