NDLI: A unified evaluation framework for coarse grained reconfigurable array architectures

Please wait, while we are loading the content...

An analysis of the effects of miss clustering on the cost of a cache miss

Evaluating the potential of multithreaded platforms for irregular scientific computations

General floorplan for reversible quantum-dot cellular automata

By-passing the out-of-order execution pipeline to increase energy-efficiency

Fast compiler optimisation evaluation using code-feature based performance prediction

A unified evaluation framework for coarse grained reconfigurable array architectures

Design and implementation of a stream-based distributedcomputing platform using graphics processing units

Memory-miser: a performance-constrained runtime system for power-scalable clusters

Converting massive TLP to DLP: a special-purpose processor for molecular orbital computations

Recent technological trends and their impact on system design

Analysis of hardware prefetching across virtual page boundaries

Parallel genomic sequence-search on a massively parallel system

Automated generation of layout and control for quantum circuits

Computational and storage power optimizations for the O-GEHL branch predictor

Identifying potential parallelism via loop-centric profiling

Assessing the potential of hybrid hpc systems for scientific applications: a case study

Data buffering optimization methods toward a uniform programming interface for gpu-based applications

Performance/area efficiency in chip multiprocessors with micro-caches

Massively parallel processing on a chip

Models for parallel and hierarchical computation

Unified microprocessor core storage

Scaling time warp-based discrete event execution to 104 processors on a Blue Gene supercomputer

Adaptive VP decay: making value predictors leakage-efficient designs for high performance processors

System management software for virtual environments

Reconfigurable hybrid interconnection for static and dynamic scientific applications

Fuce: the continuation-based multithreading processor

Speculative supplier identification for reducing power of interconnects in snoopy cache coherence protocols

The quantum challenge to computer science

Accelerating memory decryption and authentication with frequent value prediction

An intra-task dvfs technique based on statistical analysis of hardware events

Scalability of continuation-based fine-grained multithreading in handling multiple I/O requests on FUCE

A unified evaluation framework for coarse grained reconfigurable array architectures

Content Provider	ACM Digital Library
Author	Goutis, Costas E. Galanis, Michalis D. Dimitroulakos, Gregory Kostaras, Nikos
Abstract	The efficiency of a coarse grained reconfigurable array architecture in terms of performance and hardware cost is hard to be determined. The large number of parameters that define an architecture instance and the mapping complexity makes the evaluation extremely difficult to accomplish without tool assistance. This paper investigates the four factors that are directly related with the efficiency of these architectures namely; the area, the clock frequency, the scheduling efficiency and performance. A unified exploration framework has been build for estimating the values of the 4 aforementioned factors for different architecture alternatives. The exploration framework consists of two parts: a) an existing retargetable compiler from which the mapping efficiency is estimated and b) from the parametric realization of the coarse grained reconfigurable array in hardware description language (VHDL). The latter is used for the estimation of the area and clock frequency of each architecture instance with the realization of the system in the 0.13¼m process of ASIC technology. Also, the experiments refer to different architecture instances in terms of the processing elements. interconnection network, the register files. size, their number of input output ports, and finally the available bandwidth. Totally 72 architecture scenarios have been studied revealing how each characteristic influences performance and area for efficiently make design decisions.
Starting Page	161
Ending Page	172
Page Count	12
File Format	PDF
ISBN	9781595936837
DOI	10.1145/1242531.1242557
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-05-07
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Reconfigurable romputing Modulo scheduling Coarse-grained reconfigurable arrays Architectural exploration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Compiler assisted architectural exploration for coarse grained reconfigurable arrays

Compiler assisted architectural exploration framework for coarse grained reconfigurable arrays

A predicate-aware modulo scheduling for improving resource efficiency of coarse grained reconfigurable architectures

Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures

Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures

Architectural exploration and scheduling methods for coarse grained reconfigurable arrays

Edge-centric modulo scheduling for coarse-grained reconfigurable architectures

Resource constrained modulo scheduling for coarse-grained reconfigurable arrays

An instruction-scheduling-aware data partitioning technique for coarse-grained reconfigurable architectures

A unified evaluation framework for coarse grained reconfigurable array architectures

Similar Documents

Compiler assisted architectural exploration for coarse grained reconfigurable arrays

Compiler assisted architectural exploration framework for coarse grained reconfigurable arrays

A predicate-aware modulo scheduling for improving resource efficiency of coarse grained reconfigurable architectures

Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures

Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures

Architectural exploration and scheduling methods for coarse grained reconfigurable arrays

Edge-centric modulo scheduling for coarse-grained reconfigurable architectures

Resource constrained modulo scheduling for coarse-grained reconfigurable arrays

An instruction-scheduling-aware data partitioning technique for coarse-grained reconfigurable architectures

A unified evaluation framework for coarse grained reconfigurable array architectures