NDLI: Adaptive VP decay: making value predictors leakage-efficient designs for high performance processors

Please wait, while we are loading the content...

An analysis of the effects of miss clustering on the cost of a cache miss

Evaluating the potential of multithreaded platforms for irregular scientific computations

General floorplan for reversible quantum-dot cellular automata

By-passing the out-of-order execution pipeline to increase energy-efficiency

Fast compiler optimisation evaluation using code-feature based performance prediction

A unified evaluation framework for coarse grained reconfigurable array architectures

Design and implementation of a stream-based distributedcomputing platform using graphics processing units

Memory-miser: a performance-constrained runtime system for power-scalable clusters

Converting massive TLP to DLP: a special-purpose processor for molecular orbital computations

Recent technological trends and their impact on system design

Analysis of hardware prefetching across virtual page boundaries

Parallel genomic sequence-search on a massively parallel system

Automated generation of layout and control for quantum circuits

Computational and storage power optimizations for the O-GEHL branch predictor

Identifying potential parallelism via loop-centric profiling

Assessing the potential of hybrid hpc systems for scientific applications: a case study

Data buffering optimization methods toward a uniform programming interface for gpu-based applications

Performance/area efficiency in chip multiprocessors with micro-caches

Massively parallel processing on a chip

Models for parallel and hierarchical computation

Unified microprocessor core storage

Scaling time warp-based discrete event execution to 104 processors on a Blue Gene supercomputer

Adaptive VP decay: making value predictors leakage-efficient designs for high performance processors

System management software for virtual environments

Reconfigurable hybrid interconnection for static and dynamic scientific applications

Fuce: the continuation-based multithreading processor

Speculative supplier identification for reducing power of interconnects in snoopy cache coherence protocols

The quantum challenge to computer science

Accelerating memory decryption and authentication with frequent value prediction

An intra-task dvfs technique based on statistical analysis of hardware events

Scalability of continuation-based fine-grained multithreading in handling multiple I/O requests on FUCE

Adaptive VP decay: making value predictors leakage-efficient designs for high performance processors

Content Provider	ACM Digital Library
Author	Cebrian, Juan M. Garcia, Jose M Aragon, Juan L. Kaxiras, Stefanos
Abstract	Energy-efficient microprocessor designs are one of the major concerns in both high performance and embedded processor domains. Furthermore, as process technology advances toward deep submicron, static power dissipation becomes a new challenge to address, especially for large on-chip array structures such as caches or prediction tables. Value prediction emerged in the recent past as a very effective way of increasing processor performance by overcoming data dependences. The more accurate the value predictor is the more performance is obtained, at the expense of becoming a source of power consumption and a thermal hot spot, and therefore increasing its leakage. Recent techniques, aimed at reducing the leakage power of array structures such as caches, either switch off (non-state preserving) or reduce the voltage level (state-preserving) of unused array portions.In this paper we propose the design of leakage-efficient value predictors by applying adaptive decay techniques in order to disable unused entries in the prediction tables. As value predictors are implemented as non-tagged structures an adaptive decay scheme has no way to precisely determine the induced miss-ratio due to prematurely decaying an entry. This paper explores adaptive decay strategies suited for the particularities of value predictors (Stride, DFCM and FCM) studying the tradeoffs for these prediction structures, that exhibit different pattern access behaviour than caches, in order to reduce their leakage energy efficiently compromising neither VP accuracy nor the speedup provided. Results show average leakage energy reductions of 52%, 70% and 80% for the Stride, DFCM and FCM value predictors of 20 KB respectively.
Starting Page	113
Ending Page	122
Page Count	10
File Format	PDF
ISBN	9781595936837
DOI	10.1145/1242531.1242550
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-05-07
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Leakage Value prediction Cache decay Energy efficient architectures
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Adaptive vp decay: making value predictors leakage-efficient designs for high performance processors.

Adaptive vp decay: Making value predictors leakage-e cient designs for high performance processors (2007)

An adaptive approach for reducing leakage energy consumption in value predictors.

Leakage energy reduction in value predictors through static decay

Leakage Energy Reduction in Value Predictors through Static Decay (2007)

An Adaptive Approach for Reducing Leakage Energy Consumption in Value Predictors

Reducing cache leakage energy for hybrid SPM-cache architectures

Reducing cache leakage energy for hybrid SPM-cache architectures

Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures

Adaptive VP decay: making value predictors leakage-efficient designs for high performance processors

Similar Documents

Adaptive vp decay: making value predictors leakage-efficient designs for high performance processors.

Adaptive vp decay: Making value predictors leakage-e cient designs for high performance processors (2007)

An adaptive approach for reducing leakage energy consumption in value predictors.

Leakage energy reduction in value predictors through static decay

Leakage Energy Reduction in Value Predictors through Static Decay (2007)

An Adaptive Approach for Reducing Leakage Energy Consumption in Value Predictors

Reducing cache leakage energy for hybrid SPM-cache architectures

Reducing cache leakage energy for hybrid SPM-cache architectures

Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures

Adaptive VP decay: making value predictors leakage-efficient designs for high performance processors