NDLI: Fast compiler optimisation evaluation using code-feature based performance prediction

Please wait, while we are loading the content...

An analysis of the effects of miss clustering on the cost of a cache miss

Evaluating the potential of multithreaded platforms for irregular scientific computations

General floorplan for reversible quantum-dot cellular automata

By-passing the out-of-order execution pipeline to increase energy-efficiency

Fast compiler optimisation evaluation using code-feature based performance prediction

A unified evaluation framework for coarse grained reconfigurable array architectures

Design and implementation of a stream-based distributedcomputing platform using graphics processing units

Memory-miser: a performance-constrained runtime system for power-scalable clusters

Converting massive TLP to DLP: a special-purpose processor for molecular orbital computations

Recent technological trends and their impact on system design

Analysis of hardware prefetching across virtual page boundaries

Parallel genomic sequence-search on a massively parallel system

Automated generation of layout and control for quantum circuits

Computational and storage power optimizations for the O-GEHL branch predictor

Identifying potential parallelism via loop-centric profiling

Assessing the potential of hybrid hpc systems for scientific applications: a case study

Data buffering optimization methods toward a uniform programming interface for gpu-based applications

Performance/area efficiency in chip multiprocessors with micro-caches

Massively parallel processing on a chip

Models for parallel and hierarchical computation

Unified microprocessor core storage

Scaling time warp-based discrete event execution to 104 processors on a Blue Gene supercomputer

Adaptive VP decay: making value predictors leakage-efficient designs for high performance processors

System management software for virtual environments

Reconfigurable hybrid interconnection for static and dynamic scientific applications

Fuce: the continuation-based multithreading processor

Speculative supplier identification for reducing power of interconnects in snoopy cache coherence protocols

The quantum challenge to computer science

Accelerating memory decryption and authentication with frequent value prediction

An intra-task dvfs technique based on statistical analysis of hardware events

Scalability of continuation-based fine-grained multithreading in handling multiple I/O requests on FUCE

Fast compiler optimisation evaluation using code-feature based performance prediction

Content Provider	ACM Digital Library
Author	Dubach, Christophe O'Boyle, Michael F.P. Cavazos, John Fursin, Grigori Franke, Björn Temam, Olivier
Abstract	Performance tuning is an important and time consuming task which may have to be repeated for each new application and platform. Although iterative optimisation can automate this process, it still requires many executions of different versions of the program. As execution time is frequently the limiting factor in the number of versions or transformed programs that can be considered, what is needed is a mechanism that can automatically predict the performance of a modified program without actually having to run it. This paper presents a new machine learning based technique to automatically predict the speedup of a modified program using a performance model based on the code features of the tuned programs. Unlike previous approaches it does not require any prior learning over a benchmark suite. Furthermore, it can be used to predict the performance of any tuning and is not restricted to a prior seen trans-formation space. We show that it can deliver predictions with a high correlation coefficient and can be used to dramatically reduce the cost of search.
Starting Page	131
Ending Page	142
Page Count	12
File Format	PDF
ISBN	9781595936837
DOI	10.1145/1242531.1242553
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-05-07
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Learning Compiler optimisation Architecture Artificial neural networks Performance modelling Machine
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fast compiler optimisation evaluation using code-feature based performance prediction (2007)

Automatic performance model construction for the fast software exploration of new hardware designs

Mitigating the compiler optimization phase-ordering problem using machine learning

Optimal Tile Size Selection Problem Using Machine Learning

Mapping parallelism to multi-cores: a machine learning based approach

Portable compiler optimisation across embedded programs and microarchitectures using machine learning

Prediction of ICU In-Hospital Mortality Using Artificial Neural Networks

Using Machine Learning to Automate Compiler Optimisation (2008)

Evidence-based static branch prediction using machine learning

Fast compiler optimisation evaluation using code-feature based performance prediction

Similar Documents

Fast compiler optimisation evaluation using code-feature based performance prediction (2007)

Automatic performance model construction for the fast software exploration of new hardware designs

Mitigating the compiler optimization phase-ordering problem using machine learning

Optimal Tile Size Selection Problem Using Machine Learning

Mapping parallelism to multi-cores: a machine learning based approach

Portable compiler optimisation across embedded programs and microarchitectures using machine learning

Prediction of ICU In-Hospital Mortality Using Artificial Neural Networks

Using Machine Learning to Automate Compiler Optimisation (2008)

Evidence-based static branch prediction using machine learning

Fast compiler optimisation evaluation using code-feature based performance prediction