NDLI: Distortion analysis of analog multiplier circuits using two-dimensional integral nonlinear function

Please wait, while we are loading the content...

What about the IP of your IP?: an introduction to intellectual property law for engineers and scientists

Low-power inter-core communication through cache partitioning in embedded multiprocessors

Distortion analysis of analog multiplier circuits using two-dimensional integral nonlinear function

High performance motion estimation architecture using efficient adder-compressors

A merged RF CMOS LNA-Mixer design using geometric programming

A PD-based methodology to enhance efficiency in testbenches with random stimulation

A path-load based adaptive routing algorithm for networks-on-chip

A compact low-distortion low-power instrumentation amplifier

A high abstraction, high accuracy power estimation model for networks-on-chip

System concept for an FPGA based real-time capable automotive ECU simulation system

Pipelined successive approximation conversion (PSAC) with error correction for a CMOS ophthalmic sensor

Parameterizable floating-point library for arithmetic operations in FPGAs

Voltage controlled delay line with phase quadrature outputs for [0.9-4] GHz F-DLL dedicated to zero-IF multi-standard LO

Reliability aware yield improvement technique for nanotechnology based circuits

Using MDE for the formal verification of embedded systems modeled by UML sequence diagrams

Low-power CMOS transceivers with on-chip antennas for short-range radio-frequency communication

Exploiting the model-driven engineering approach to improve design space exploration of embedded systems

A compact fast-response charge-pump gate driver

Design of a low power MPEG-1 motion vector reconstructor

Phase noise - consumption trade-off in low power RF-LC-VCO design in micro and nanometric technologies

Resource-and-time-aware test strategy for configurable quaternary logic blocks

Using NoC routers as processing elements

A low-voltage bandgap reference source based on the current-mode technique

DRAM power management and energy consumption: a critical assessment

ASIC design of a novel high performance neuroprocessor architecture for multi layered perceptron networks

Floating gate MOSFET circuit design for a monolithic MEMS GAS sensor

High performance and low cost architecture for H.264/AVC CAVLD targeting HDTV

Highly improved IIP2 direct conversion receiver

Protecting digital circuits against hold time violation due to process variability

Functional verification of power gate design in SystemC RTL

A cyborg beetle: wireless neural flight control of a free-flying insect

A methodology for tuning two-level cache hierarchy considering energy and performance

A self-protected integrated switch in a HV technology

Transforms and quantization design targeting the H.264/AVC intra prediction constraints

A novel delta sigma built-in-current-sensor as a signal strength indicator for RF transceiver reconfiguration

A logic built-in self-test architecture that reuses manufacturing compressed scan test patterns

Adding mechanisms for QoS to a network-on-chip

Zero quiescent current startup circuit with automatic turning-off for low power current and voltage reference

On the energy-efficiency of software transactional memory

BRICK: a multi-context expression grained reconfigurable architecture

Architecture for dense matrix multiplication on a high-performance reconfigurable system

Comparison of small cross inductors and rectangular inductors designed in 0.35um CMOS technology

Twin logic gates: improved logic reliability by redundancy concerning gate oxide breakdown

Design validation of multithreaded architectures using concurrent threads evolution

Multichannel intracortical neurorecording: integration and packaging challenges

Design of an embedded system for the proactive maintenance of electrical valves

An internet-based IP protection scheme for circuit designs using linear feedback shift register (LFSR)-based locking

Simultaneous impulse stimulation and response sampling technique for built-in self test of linear analog integrated circuits

Fault tolerant mechanism to improve yield in NoCs using a reconfigurable router

Design and characterization of a 0.35 micron CMOS voltage-to-current converter

Improved placement for hierarchical FPGAs exploiting local interconnect resources

Design of low complexity digital FIR filters

CMOS 2.45GHz RF power amplifier for RFID reader

An early real-time checker for retargetable compile-time analysis

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in