NDLI: Reducing set-associative cache energy via way-prediction and selective direct-mapping

Please wait, while we are loading the content...

Fifty years of microarchitecture

Skipper: a microarchitecture for exploiting control-flow independence

Reducing set-associative cache energy via way-prediction and selective direct-mapping

Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources

Emerging applications for the connected home

Modulo schedule buffers

Efficient static single assignment form for predication

Select-free instruction scheduling logic

Saving energy with architectural and frequency adaptations for multimedia applications

Speculative lock elision: enabling highly concurrent multithreaded execution

Message from the General Chair

Performance characterization of a hardware mechanism for dynamic optimization

A code decompression architecture for VLIW processors

Exploiting VLIW schedule slacks for dynamic and leakage energy reduction

Graph-partitioning based instruction scheduling for clustered processors

The impact of if-conversion and branch prediction on program execution on the Intel® Itanium™ processor

Dual use of superscalar datapath for transient-fault detection and recovery

Enhancing loop buffering of media and telecommunications applications using low-overhead predication

Dynamic speculative precomputation

Message from the Program Chair

Using variable-MHz microprocessors to efficiently handle uncertainty in real-time systems

Direct load: dependence-linked dataflow resolution of load address and cache coordinate

Reducing power with dynamic critical path information

Modulo scheduling with integrated register spilling for clustered VLIW architectures

Mapping reference code to irregular DSPs within the retargetable, optimizing compiler COGEN(T)

A high-speed dynamic instruction scheduling scheme for superscalar processors

Cool-cache for hot multimedia

Handling long-latency loads in a simultaneous multithreading processor

A design space evaluation of grid processor architectures

Direct addressed caches for reduced power consumption

Reducing the complexity of the register file in dynamic superscalar processors

ZR: a 3D API transparent technology for chunk rendering

Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing

Index of Authors

Reducing set-associative cache energy via way-prediction and selective direct-mapping

Content Provider	ACM Digital Library
Author	Agarwal, Amit Vijaykumar, T. N. Roy, Kaushik Powell, Michael D. Falsafi, Babak
Abstract	Set-associative caches achieve low miss rates for typical applications but result in significant energy dissipation. Set-associative caches minimize access time by probing all the data ways in parallel with the tag lookup, although the output of only the matching way is used. The energy spent accessing the other ways is wasted. Eliminating the wasted energy by performing the data lookup sequentially following the tag lookup substantially increases cache access time, and is unacceptable for high-performance L1 caches. In this paper, we apply two previously-proposed techniques, way-prediction and selective direct-mapping, to reducing L1 cache dynamic energy while maintaining high performance. The techniques predict the matching way and probe only the predicted way and not all the ways, achieving energy savings. While these techniques were originally proposed to improve set-associative cache access times, this is the first paper to apply them to reducing cache energy.We evaluate the effectiveness of these techniques in reducing L1 d-cache, L1 i-cache, and overall processor energy. Using these techniques, our caches achieve the energy-delay of sequential access while maintaining the performance of parallel access. Relative to parallel access L1 i- and d-caches, the techniques achieve overall processor energy-delay reduction of 8%, while perfect way-prediction with no performance degradation achieves 10% reduction. The performance degradation of the techniques is less than 3%, compared to an aggressive, 1-cycle, 4-way, parallel access cache.
Starting Page	54
Ending Page	65
Page Count	12
File Format	PDF
ISBN	0769513697
ISSN	10724451
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2001-12-01
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in