NDLI: Skipper: a microarchitecture for exploiting control-flow independence

Please wait, while we are loading the content...

Fifty years of microarchitecture

Skipper: a microarchitecture for exploiting control-flow independence

Reducing set-associative cache energy via way-prediction and selective direct-mapping

Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources

Emerging applications for the connected home

Modulo schedule buffers

Efficient static single assignment form for predication

Select-free instruction scheduling logic

Saving energy with architectural and frequency adaptations for multimedia applications

Speculative lock elision: enabling highly concurrent multithreaded execution

Message from the General Chair

Performance characterization of a hardware mechanism for dynamic optimization

A code decompression architecture for VLIW processors

Exploiting VLIW schedule slacks for dynamic and leakage energy reduction

Graph-partitioning based instruction scheduling for clustered processors

The impact of if-conversion and branch prediction on program execution on the Intel® Itanium™ processor

Dual use of superscalar datapath for transient-fault detection and recovery

Enhancing loop buffering of media and telecommunications applications using low-overhead predication

Dynamic speculative precomputation

Message from the Program Chair

Using variable-MHz microprocessors to efficiently handle uncertainty in real-time systems

Direct load: dependence-linked dataflow resolution of load address and cache coordinate

Reducing power with dynamic critical path information

Modulo scheduling with integrated register spilling for clustered VLIW architectures

Mapping reference code to irregular DSPs within the retargetable, optimizing compiler COGEN(T)

A high-speed dynamic instruction scheduling scheme for superscalar processors

Cool-cache for hot multimedia

Handling long-latency loads in a simultaneous multithreading processor

Committees

A design space evaluation of grid processor architectures

Direct addressed caches for reduced power consumption

Reducing the complexity of the register file in dynamic superscalar processors

ZR: a 3D API transparent technology for chunk rendering

Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing

Reviewers

Index of Authors

Skipper: a microarchitecture for exploiting control-flow independence

Content Provider	ACM Digital Library
Author	Vijaykumar, T. N. Cher, Chen-Yong
Abstract	Although modern superscalar processors achieve high branch prediction accuracy, certain branches either are inherently difficult to predict or incur destructive interference in prediction tables, causing significant performance loss due to mispredictions. We propose a novel microarchitecture, called Skipper, to handle such difficult branches by exploiting control-flow independence. Previous approaches to handling difficult branches, one way or another, amount to executing incorrect instructions, squandering cycles and resources such as the i-cache bandwidth. Skipper altogether avoids incorrect instructions by skipping over, without even fetching, the control-flow dependent computation conditioned by a difficult branch. Instead, Skipper fetches and executes the control-flow independent instructions, which are past the point where the branch's taken and not-taken paths reconverge, and which need to be executed irrespective of the branch outcome. Because Skipper executes the correct control-flow dependent instructions after the difficult branch is resolved, it conserves the valuable resources.Skipper is the first proposal to exploit control-flow independence by skipping over control-flow dependent computation in a superscalar pipeline. Skipper fetches the skipped control-flow dependent instructions after the post-reconvergent instructions, out of program order. We describe key mechanisms to implement Skipper without unduly complicating the pipeline despite out-of-order fetch. SPECint95 simulations show that Skipper performs 10% and 8% better than superscalar and the previously-proposed Polypath, respectively, when all three microarchitectures have equal i-cache bandwidth and hardware resources.
Starting Page	4
Ending Page	15
Page Count	12
File Format	PDF
ISBN	0769513697
ISSN	10724451
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2001-12-01
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Skipper: a microarchitecture for exploiting control-flow independence

Skipper: A Microarchitecture for Exploiting . . . (2001)

Branch-mispredict level parallelism (BLP) for control independence

Microarchitecture Optimizations for Exploiting Memory-Level Parallelism

Control Independence in Trace Processors (1999)

Exploiting model independence for parallel PCS network simulation

Microarchitecture optimizations for exploiting memory-level parallelism

A scalable multi-path microarchitecture for efficient gpu control flow (2014)

Exploiting Benchmark Patterns for Efficient Microarchitecture Simulation

Skipper: a microarchitecture for exploiting control-flow independence

Similar Documents

Skipper: a microarchitecture for exploiting control-flow independence

Skipper: A Microarchitecture for Exploiting . . . (2001)

Branch-mispredict level parallelism (BLP) for control independence

Microarchitecture Optimizations for Exploiting Memory-Level Parallelism

Control Independence in Trace Processors (1999)

Exploiting model independence for parallel PCS network simulation

Microarchitecture optimizations for exploiting memory-level parallelism

A scalable multi-path microarchitecture for efficient gpu control flow (2014)

Exploiting Benchmark Patterns for Efficient Microarchitecture Simulation

Skipper: a microarchitecture for exploiting control-flow independence