NDLI: A design space evaluation of grid processor architectures

Please wait, while we are loading the content...

Fifty years of microarchitecture

Skipper: a microarchitecture for exploiting control-flow independence

Reducing set-associative cache energy via way-prediction and selective direct-mapping

Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources

Emerging applications for the connected home

Modulo schedule buffers

Efficient static single assignment form for predication

Select-free instruction scheduling logic

Saving energy with architectural and frequency adaptations for multimedia applications

Speculative lock elision: enabling highly concurrent multithreaded execution

Message from the General Chair

Performance characterization of a hardware mechanism for dynamic optimization

A code decompression architecture for VLIW processors

Exploiting VLIW schedule slacks for dynamic and leakage energy reduction

Graph-partitioning based instruction scheduling for clustered processors

The impact of if-conversion and branch prediction on program execution on the Intel® Itanium™ processor

Dual use of superscalar datapath for transient-fault detection and recovery

Enhancing loop buffering of media and telecommunications applications using low-overhead predication

Dynamic speculative precomputation

Message from the Program Chair

Using variable-MHz microprocessors to efficiently handle uncertainty in real-time systems

Direct load: dependence-linked dataflow resolution of load address and cache coordinate

Reducing power with dynamic critical path information

Modulo scheduling with integrated register spilling for clustered VLIW architectures

Mapping reference code to irregular DSPs within the retargetable, optimizing compiler COGEN(T)

A high-speed dynamic instruction scheduling scheme for superscalar processors

Cool-cache for hot multimedia

Handling long-latency loads in a simultaneous multithreading processor

Committees

A design space evaluation of grid processor architectures

Direct addressed caches for reduced power consumption

Reducing the complexity of the register file in dynamic superscalar processors

ZR: a 3D API transparent technology for chunk rendering

Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing

Reviewers

Index of Authors

A design space evaluation of grid processor architectures

Content Provider	ACM Digital Library
Author	Nagarajan, Ramadass Burger, Doug Keckler, Stephen W. Sankaralingam, Karthikeyan
Abstract	In this paper, we survey the design space of a new class of architectures called Grid Processor Architectures (GPAs). These architectures are designed to scale with technology, allowing faster clock rates than conventional architectures while providing superior instruction-level parallelism on traditional workloads and high performance across a range of application classes. A GPA consists of an array of ALUs, each with limited control, connected by a thin operand network. Programs are executed by mapping blocks of statically scheduled instructions to the ALU array and executing them dynamically in dataflow order. This organization enables the critical paths of instruction blocks to be executed on chains of ALUs without transmitting temporary values back to the register file, avoiding most of the large, unscalable structures that limit the scalability of conventional architectures. Finally, we present simulation results of a preliminary design, the GPA-1. With a half-cycle routing delay, we obtain performance roughly equal to an ideal 8-way, 512-entry window superscalar core. With no inter-ALU delay, perfect memory, and perfect branch prediction, the IPC of the GPA-1 is more than twice that of the ideal superscalar core, achieving an average of 11 IPC across nine SPEC CPU2000 and Mediabench benchmarks.
Starting Page	40
Ending Page	51
Page Count	12
File Format	PDF
ISBN	0769513697
ISSN	10724451
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2001-12-01
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A design space evaluation of grid processor architectures

Multi Objective Design Space Exploaration for Grid ALU Processor

Targeting tiled architectures in design exploration

A Design Space Evaluation of Grid Processor Architectures (2001)

Evaluation and design of processor-like reconfigurable architectures.

A Design Space Evaluation of Grid Processor Architectures (2001)

Architecture exploration of a heterogeneous embedded processor for the smart grid

Multithreaded Processor Design

Virtual Computing: Concept, Design, and Evaluation

A design space evaluation of grid processor architectures

Similar Documents

A design space evaluation of grid processor architectures

Multi Objective Design Space Exploaration for Grid ALU Processor

Targeting tiled architectures in design exploration

A Design Space Evaluation of Grid Processor Architectures (2001)

Evaluation and design of processor-like reconfigurable architectures.

A Design Space Evaluation of Grid Processor Architectures (2001)

Architecture exploration of a heterogeneous embedded processor for the smart grid

Multithreaded Processor Design

Virtual Computing: Concept, Design, and Evaluation

A design space evaluation of grid processor architectures