NDLI: Revisiting phased transactional memory

Please wait, while we are loading the content...

Demystifying automata processing: GPUs, FPGAs or Micron's AP?

Novel HPC techniques to batch execution of many variable size BLAS computations on GPUs

Compile-time optimized and statically scheduled N-D convnet primitives for multi-core and many-core (Xeon Phi) CPUs

Fast segmented sort on GPUs

GraphGrind: addressing load imbalance of graph partitioning

Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation

Iteration-fusing conjugate gradient

Efficient SIMD and MIMD parallelization of hash-based aggregation by conflict mitigation

Enabling scalability-sensitive speculative parallelization for FSM computations

Packet coalescing exploiting data redundancy in GPGPU architectures

HPAT: high performance analytics with scripting ease-of-use

Globally homogeneous, locally adaptive sparse matrix-vector multiplication on the GPU

Automatic topology mapping of diverse large-scale parallel applications

Way-combining directory: an adaptive and scalable low-cost coherence directory

Supporting automatic recovery in offloaded distributed programming models through MPI-3 techniques

Revisiting phased transactional memory

SPIRIT: a framework for creating distributed recursive tree applications

Dynamic scheduling for efficient hierarchical sparse matrix operations on the GPU

Simplification and runtime resolution of data dependence constraints for loop transformations

On improving performance of sparse matrix-matrix multiplication on GPUs

Design and implementation of bandwidth-aware memory placement and migration policies for heterogeneous memory systems

HiPA: history-based piecewise approximation for functions

Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures

Frequent subtree mining on the automata processor: challenges and opportunities

Optimizing recursive task parallel programs

A performance analysis framework for exploiting GPU microarchitectural capability

SSDUP: a traffic-aware ssd burst buffer for HPC systems

libPRISM: an intelligent adaptation of prefetch and SMT levels

Revisiting phased transactional memory

Content Provider	ACM Digital Library
Author	de Carvalho, João P. L. Baldassin, Alexandro Araujo, Guido
Abstract	In recent years, Hybrid TM (HyTM) has been proposed as a transactional memory approach that leverages on the advantages of both hardware (HTM) and software (STM) execution modes. HyTM assumes that concurrent transactions can have very different phases and thus should run under different execution modes. Although HyTM has shown to improve performance, the overall solution can be complicated to manage, both in terms of correctness and performance. On the other hand, Phased Transactional Memory (PhTM) considers that concurrent transactions have similar phases, and thus all transactions could run under the same mode. As a result, PhTM does not require coordination between transactions on distinct modes making its implementation simpler and more flexible. In this paper we claim that PhTM is a competitive alternative to HyTM and propose PhTM, the first implementation of PhTM on modern HTM-ready processors. PhTM novelty relies in avoiding unnecessary transitions to software mode by: (i) taking into account the categories of hardware aborts; (ii) adding a new serialization mode. Experimental results with Haswell's TSX reveal that, for the STAMP benchmark suite, PhTM* performs on average 11% better than PhTM, a previous phase-based TM, and 15% better than HyTM-NOrec, a state-of-the-art HyTM. In addition, PhTM* showed to be even more effective running on a Power8 machine by performing over 25% and 36% better than PhTM and HyTM-NOrec, respectively.
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781450350204
DOI	10.1145/3079079.3079094
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2017-06-14
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Performance evaluation Phase-based execution Transactional memory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance implications of dynamic memory allocators on transactional memory systems

Evaluating the Impact of Transactional Characteristics on the Performance of Transactional Memory Applications

On the energy and performance of commodity hardware transactional memory

PhTM: Phased transactional memory

Enhancing the performance of assisted execution runtime systems through hardware/software techniques

Dynamic performance tuning of word-based software transactional memory

Software Transactional Memory: Worst Case Execution Time Analysis (2009)

Transactional Lock-Free Execution of Lock-Based Programs (2002)

Performance evaluation of Intel® transactional synchronization extensions for high-performance computing

Revisiting phased transactional memory

Similar Documents

Performance implications of dynamic memory allocators on transactional memory systems

Evaluating the Impact of Transactional Characteristics on the Performance of Transactional Memory Applications

On the energy and performance of commodity hardware transactional memory

PhTM: Phased transactional memory

Enhancing the performance of assisted execution runtime systems through hardware/software techniques

Dynamic performance tuning of word-based software transactional memory

Software Transactional Memory: Worst Case Execution Time Analysis (2009)

Transactional Lock-Free Execution of Lock-Based Programs (2002)

Performance evaluation of Intel® transactional synchronization extensions for high-performance computing

Revisiting phased transactional memory