NDLI: Automatic topology mapping of diverse large-scale parallel applications

Please wait, while we are loading the content...

Demystifying automata processing: GPUs, FPGAs or Micron's AP?

Novel HPC techniques to batch execution of many variable size BLAS computations on GPUs

Compile-time optimized and statically scheduled N-D convnet primitives for multi-core and many-core (Xeon Phi) CPUs

Fast segmented sort on GPUs

GraphGrind: addressing load imbalance of graph partitioning

Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation

Iteration-fusing conjugate gradient

Efficient SIMD and MIMD parallelization of hash-based aggregation by conflict mitigation

Enabling scalability-sensitive speculative parallelization for FSM computations

Packet coalescing exploiting data redundancy in GPGPU architectures

HPAT: high performance analytics with scripting ease-of-use

Globally homogeneous, locally adaptive sparse matrix-vector multiplication on the GPU

Automatic topology mapping of diverse large-scale parallel applications

Way-combining directory: an adaptive and scalable low-cost coherence directory

Supporting automatic recovery in offloaded distributed programming models through MPI-3 techniques

Revisiting phased transactional memory

SPIRIT: a framework for creating distributed recursive tree applications

Dynamic scheduling for efficient hierarchical sparse matrix operations on the GPU

Simplification and runtime resolution of data dependence constraints for loop transformations

On improving performance of sparse matrix-matrix multiplication on GPUs

Design and implementation of bandwidth-aware memory placement and migration policies for heterogeneous memory systems

HiPA: history-based piecewise approximation for functions

Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures

Frequent subtree mining on the automata processor: challenges and opportunities

Optimizing recursive task parallel programs

A performance analysis framework for exploiting GPU microarchitectural capability

SSDUP: a traffic-aware ssd burst buffer for HPC systems

libPRISM: an intelligent adaptation of prefetch and SMT levels

Automatic topology mapping of diverse large-scale parallel applications

Content Provider	ACM Digital Library
Author	Jain, Nikhil Kale, Laxmikant V. Galvez, Juan J.
Abstract	Topology-aware mapping aims at assigning tasks to processors in a way that minimizes network load, thus reducing the time spent waiting for communication to complete. Many mapping schemes and algorithms have been proposed. Some are application or domain specific, and others require significant effort by developers or users to successfully apply them. Moreover, a task mapping algorithm by itself is not enough to map the diverse set of applications that exist. Applications can have distinct communication patterns, from point-to-point communication with neighbors in a virtual process grid, to irregular point-to-point communication, to different types of collectives with differing group sizes, and any combination of the above. These patterns should be analyzed, and critical patterns extracted and automatically provided to the mapping algorithm, all without specialized user input. To our knowledge, this problem has not been addressed before for the general case. In this paper, we propose a complete and automatic mapping system that does not require special user involvement, works with any application, and whose mapping performs better than existing schemes, for a wide range of communication patterns and machine topologies. This makes it suitable for online mapping of HPC applications in many different scenarios. We evaluate our scheme with several applications exhibiting different communication patterns (including collectives) on machines with 3D torus, 5D torus and fat-tree network topologies, and show up to 2.2x performance improvements.
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781450350204
DOI	10.1145/3079079.3079104
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2017-06-14
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Topology aware mapping Network topology Profiling Automated mapping
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automatic topology-aware task mapping for parallel applications running on large parallel machines.

Topology-aware task mapping for reducing communication contention on large parallel machines (2006).

A scheduling framework for large-scale, parallel, and topology-aware applications

Generic Topology Mapping Strategies for Large-scale Parallel Architectures (2011)

Generic topology mapping strategies for large-scale parallel architectures

Topology-aware task mapping for reducing communication contention on large parallel machines

Communication Characterization and Optimization of Applications Using Topology-Aware Task Mapping on Large Supercomputers

A Visualized Parallel Network Simulator for Modeling Large-Scale Distributed Applications

Topology-aware task mapping for reducing communication contention on large parallel machines (2006)

Automatic topology mapping of diverse large-scale parallel applications

Similar Documents

Automatic topology-aware task mapping for parallel applications running on large parallel machines.

Topology-aware task mapping for reducing communication contention on large parallel machines (2006).

A scheduling framework for large-scale, parallel, and topology-aware applications

Generic Topology Mapping Strategies for Large-scale Parallel Architectures (2011)

Generic topology mapping strategies for large-scale parallel architectures

Topology-aware task mapping for reducing communication contention on large parallel machines

Communication Characterization and Optimization of Applications Using Topology-Aware Task Mapping on Large Supercomputers

A Visualized Parallel Network Simulator for Modeling Large-Scale Distributed Applications

Topology-aware task mapping for reducing communication contention on large parallel machines (2006)

Automatic topology mapping of diverse large-scale parallel applications