NDLI: Impact of interconnect length changes on effective materials properties (dielectric constant)

Please wait, while we are loading the content...

Adaptable wire-length distribution with tunable occupation probability

Tutorial on congestion prediction

Principle hessian direction based parameter reduction forinterconnect networks with process variation

Networks on chips: keeping up with rent's rule and moore's law

Impact of interconnect length changes on effective materials properties (dielectric constant)

The nuts and bolts of physical synthesis

Stochastic interconnect layout sensitivity model

An accurate and efficient probabilistic congestion estimation model in x architecture

Statistical circuit optimization considering device andinterconnect process variations

Early wire characterization for predictable network-on-chip global interconnects

Modeling of the performance of carbon nanotube bundle, cu/low-k and optical on-chip global interconnects

Fast dual-vdd buffering based on interconnect prediction and sampling

Congestion estimation and localization in fpgas:: a visual tool for interconnect prediction

Synthetic traffic generation as a tool for dynamic interconnect evaluation

Exploiting on-chip data behavior for delay minimization

Impact of interconnect length changes on effective materials properties (dielectric constant)

Content Provider	ACM Digital Library
Author	Lanzerotti, Mary Y. Fiorenza, Giovanni Rand, Rick A.
Abstract	This paper presents models and a methodology to evaluate tradeoffs between technology and design to obtain the highest frequency in ULSI design projects and quantifies the performance improvement that can be expected. With respect to the standard chip design process, it is well known in the academic community that circuits and chips are required to satisfy specific constraints, most notably the requirement that all signals must have zero slack when the transistors and wires are manufactured at some pre-specified technology node. To amortize the cost of the design process, which is time-consuming and complex, there is a need to migrate the designs to future technology nodes with minimal redesign. However, this problem and the associated implications of design migration are less well known, and at present there are no existing models to help designers evaluate whether migrated designs will operate successfully in a future technology or whether migrated designs will fail and thus cause chip failure. Thus, there is a need for research to evaluate the impact of design changes on chip performance. This paper presents a methodology to evaluate and quantify the performance impact of design changes, where we express the impact on performance as an effective change in dielectic constant in the wire environment. In this study, as in a previous study[1], performance estimates obtained from the model are compared with values obtained for interconnections in 18 ASIC-like control logic designs in the Instruction Fetch Unit (IFU) of the 1.3GHz POWER4 microprocessor.
Starting Page	73
Ending Page	80
Page Count	8
File Format	PDF
ISBN	9781595936226
DOI	10.1145/1231956.1231972
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-03-17
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Interconnect Path delay Interconnect model Routing Performance Cycle time Rent
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in