NDLI: Networks on chips: keeping up with rent's rule and moore's law

Please wait, while we are loading the content...

Adaptable wire-length distribution with tunable occupation probability

Tutorial on congestion prediction

Principle hessian direction based parameter reduction forinterconnect networks with process variation

Networks on chips: keeping up with rent's rule and moore's law

Impact of interconnect length changes on effective materials properties (dielectric constant)

The nuts and bolts of physical synthesis

Stochastic interconnect layout sensitivity model

An accurate and efficient probabilistic congestion estimation model in x architecture

Statistical circuit optimization considering device andinterconnect process variations

Early wire characterization for predictable network-on-chip global interconnects

Modeling of the performance of carbon nanotube bundle, cu/low-k and optical on-chip global interconnects

Fast dual-vdd buffering based on interconnect prediction and sampling

Congestion estimation and localization in fpgas:: a visual tool for interconnect prediction

Synthetic traffic generation as a tool for dynamic interconnect evaluation

Exploiting on-chip data behavior for delay minimization

Networks on chips: keeping up with rent's rule and moore's law

Content Provider	ACM Digital Library
Author	Kolodny, Avi
Abstract	Networks on chips (NoCs) are emerging as a new paradigm for on-die communications in nanoscale integrated systems. Modules in a NoC-based digital system-on-chip exchange data (encoded as packets of bits) over a shared communication network within the chip. The network is constructed from multiple point-to-point data links interconnected by routers, such that messages can be relayed from any source module to any destination module via several multiplexed links. This talk begins by comparing NoC with traditional VLSI interconnect schemes. The wires in the links of a NoC are shared efficiently by many different signals. This sharing allows a relatively small number of physical wires to serve in lieu of many logical nets. A high level of parallelism is achieved, because all links in the NoC can operate simultaneously on different data packets. Therefore, as the complexity of integrated systems keeps growing, enabled by Moore's law, a NoC provides enhanced performance and scalability in comparison with previous communication architectures such as dedicated signal wires, shared buses, or segmented buses with bridges. In addition, NoCs can offer higher power-efficiency, increased engineering productivity and design modularity. The driving forces behind the current adoption of the NoC paradigm are discussed. From a physical design viewpoint, NoC links can simplify the task of designing wires for predictable speed, power, noise, reliability, etc., thanks to their regular, well controlled structure. From a system complexity viewpoint, with the advent of multi-core processor systems, required for achieving power efficiency, a network is a natural architectural choice. An NoC provides separation between computation and communication. It supports modularity and reuse of functional blocks via standard interfaces. The network can handle synchronization issues, serve as a platform for system test, and, hence, increase engineering productivity. Architectural considerations which are unique for on-chip network design are outlined. Although NoCs can borrow concepts and techniques from the well-established domains of computer networking and telecommunication infrastructure, it is impractical to directly apply standard solutions from these domains. In particular, NoC routers must be small, energy-efficient, and fast. The routing algorithms should be implemented by simple logic, and the number of data buffers should be minimal. Network topology may be application-specific. NoCs need to support 'quality of service,' namely achieve specific requirements in terms of throughput, end-to-end delays and deadlines for particular information flows. These issues define a large design space for NoCs, with interesting implications on the overall system design flow and tools. The talk concludes with an overview of practical approaches to NoC implementation, and an inventory of research problems which require solutions to enable broad acceptance of the NoC paradigm in actual practice.
Starting Page	55
Ending Page	56
Page Count	2
File Format	PDF
ISBN	9781595936226
DOI	10.1145/1231956.1231968
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-03-17
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Interconnect On-chip network Wires Routing Timing Power
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in