NDLI: Principle hessian direction based parameter reduction forinterconnect networks with process variation

Please wait, while we are loading the content...

Adaptable wire-length distribution with tunable occupation probability

Tutorial on congestion prediction

Principle hessian direction based parameter reduction forinterconnect networks with process variation

Networks on chips: keeping up with rent's rule and moore's law

Impact of interconnect length changes on effective materials properties (dielectric constant)

The nuts and bolts of physical synthesis

Stochastic interconnect layout sensitivity model

An accurate and efficient probabilistic congestion estimation model in x architecture

Statistical circuit optimization considering device andinterconnect process variations

Early wire characterization for predictable network-on-chip global interconnects

Modeling of the performance of carbon nanotube bundle, cu/low-k and optical on-chip global interconnects

Fast dual-vdd buffering based on interconnect prediction and sampling

Congestion estimation and localization in fpgas:: a visual tool for interconnect prediction

Synthetic traffic generation as a tool for dynamic interconnect evaluation

Exploiting on-chip data behavior for delay minimization

Principle hessian direction based parameter reduction forinterconnect networks with process variation

Content Provider	ACM Digital Library
Author	Marefat, Michael Ma, Dongsheng Mitev, Alexander V. Wang, Janet
Abstract	As CMOS technology enters the nanometer regime, the increasing process variation is bringing manifest impact on circuit performance. To accurately take account of both global and local process variations, a large number of random variables (or parameters) have to be incorporated into circuit models. This measure in turn raises the complexity of the circuit models. The current paper proposes a Principle Hessian Direction (PHD) based parameter reduction approach for interconnect networks. The proposed approach relies on each parameter's impact on circuit performance to decide whether keeping or reducing the parameter. Compared with existing principle component analysis(PCA) method, this performance based property provides us a significantly smaller parameter set after reduction. The experimental results also support our conclusions. In interconnect cases, the proposed method reduces 70% of parameters. In some cases (the mesh example in the current paper), the new approach leads to an 85% reduction. We also tested ISCAS benchmarks. In all cases, an average of 53% of reductionis observed with less than 3% error in mean and less than 8% error in variation.
Starting Page	41
Ending Page	46
Page Count	6
File Format	PDF
ISBN	9781595936226
DOI	10.1145/1231956.1231965
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-03-17
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Principle hessian directions Process variation Timing analysis
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in