NDLI: Introducing hierarchy-awareness in replacement and bypass algorithms for last-level caches

Please wait, while we are loading the content...

The changing role of supercomputing

Power-aware multi-core simulation for early design stage hardware/software co-optimization

Fast and efficient automatic memory management for GPUs using compiler-assisted runtime coherence scheme

PEPON: performance-aware hierarchical power budgeting for NoC based multicores

Pointy: a hybrid pointer prefetcher for managed runtime systems

Evaluation of Blue Gene/Q hardware support for transactional memories

Compiling to avoid communication

Visualizing transactional memory

RISE: improving the streaming processors reliability against soft errors in gpgpus

Top500 versus sustained performance: the top problems with the top500 list - and what to do about them

Practically private: enabling high performance CMPs through compiler-assisted data classification

Runtime detection and optimization of collective communication patterns

Introducing hierarchy-awareness in replacement and bypass algorithms for last-level caches

Lossless and lossy memory I/O link compression for improving performance of GPGPU workloads

The evicted-address filter: a unified mechanism to address both cache pollution and thrashing

Hardware acceleration in the IBM PowerEN processor: architecture and performance

LumiNOC: a power-efficient, high-performance, photonic network-on-chip for future parallel architectures

Mileage-based contention management in transactional memory

PGCapping: exploiting power gating for power capping and core lifetime balancing in CMPs

Riposte: a trace-driven compiler and parallel VM for vector code in R

XPoint cache: scaling existing bus-based coherence protocols for 2D and 3D many-core systems

Scalability-based manycore partitioning

Making data prefetch smarter: adaptive prefetching on POWER7

Sandboxing transactional memory

Chrysalis analysis: incorporating synchronization arcs in dataflow-analysis-based parallel monitoring

Complexity-effective multicore coherence

Coalition threading: combining traditional andnon-traditional parallelism to maximize scalability

Efficient techniques for predicting cache sharing and throughput

Multi2Sim: a simulation framework for CPU-GPU computing

A software memory partition approach for eliminating bank-level interference in multicore systems

Workload and power budget partitioning for single-chip heterogeneous processors

Acceleration of bulk memory operations in a heterogeneous multicore architecture

System-level power-performance efficiency modeling for emergent GPU architectures

Power-efficient time-sensitive mapping in heterogeneous systems

Auto-parallelizing stateful distributed streaming applications

APCR: an adaptive physical channel regulator for on-chip interconnects

Optimizing datacenter power with memory system levers for guaranteed quality-of-service

Enhancing performance optimization of multicore chips and multichip nodes with data structure metrics

Transactional prefetching: narrowing the window of contention in hardware transactional memory

Probabilistic diagnosis of performance faults in large-scale parallel applications

HaLock: hardware-assisted lock contention detection in multithreaded applications

Shared memory multiplexing: a novel way to improve GPGPU throughput

Optimal bypass monitor for high performance last-level caches

A yoke of oxen and a thousand chickens for heavy lifting graph processing

Base-delta-immediate compression: practical data compression for on-chip caches

Database analytics acceleration using FPGAs

Integrating nanophotonics in GPU microarchitecture

Transactional event profiling in a best-effort hardware transactional memory system

Branch and data herding: reducing control and memory divergence for error-tolerant GPU applications

Transparent runtime deadlock elimination

Layout-oblivious optimization for matrix computations

Design of a storage processing unit

Boost.SIMD: generic programming for portable SIMDization

SkipCache: miss-rate aware cache management

Speculative parallelization needs rigor: probabilistic analysis for optimal speculation of finite-state machine applications

Using combined profiling to decide when thread level speculation is profitable

Supporting stateful tasks in a dataflow graph

Hardware prefetchers for emerging parallel applications

MaSiF: machine learning guided auto-tuning of parallel skeletons

Strategies based on green policies to the grid resource allocation

TMNOC: a case of HTM and NoC co-design for increased energy efficiency and concurrency

Linearly compressed pages: a main memory compression framework with low complexity and low latency

Application-aware prefetch prioritization in on-chip networks

Energy-efficient workload mapping in heterogeneous systems with multiple types of resources

ReCaP: a region-based cure for the common cold cache

Phase-based scheduling and thread migration for heterogeneous multicore processors

Power-efficient computing for compute-intensive GPGPU applications

Off-chip access localization for NoC-based multicores

Many-thread aware instruction-level parallelism: architecting shader cores for GPU computing

PS-Dir: a scalable two-level directory cache

Inference and declaration of independence: impact on deterministic task parallelism

Application-to-core mapping policies to reduce memory interference in multi-core systems

Bandwidth bandit: quantitative characterization of memory contention

Speculative dynamic vectorization for HW/SW co-designed processors

Fine-grained parallel traversals of irregular data structures

High-performance analysis of filtered semantic graphs

Energy-efficient cache partitioning for future CMPs

A low-overhead dynamic optimization framework for multicores

Making it practical and effective: fast and precise may-happen-in-parallel analysis

Introducing hierarchy-awareness in replacement and bypass algorithms for last-level caches

Content Provider	ACM Digital Library
Author	Subramoney, Sreenivas Nuzman, Joseph Bashyam, Nithiyanandan Gaur, Jayesh Chaudhuri, Mainak
Abstract	The replacement policies for the last-level caches (LLCs) are usually designed based on the access information available locally at the LLC. These policies are inherently sub-optimal due to lack of information about the activities in the inner-levels of the hierarchy. This paper introduces cache hierarchy-aware replacement (CHAR) algorithms for inclusive LLCs (or L3 caches) and applies the same algorithms to implement efficient bypass techniques for exclusive LLCs in a three-level hierarchy. In a hierarchy with an inclusive LLC, these algorithms mine the L2 cache eviction stream and decide if a block evicted from the L2 cache should be made a victim candidate in the LLC based on the access pattern of the evicted block. Ours is the first proposal that explores the possibility of using a subset of L2 cache eviction hints to improve the replacement algorithms of an inclusive LLC. The CHAR algorithm classifies the blocks residing in the L2 cache based on their reuse patterns and dynamically estimates the reuse probability of each class of blocks to generate selective replacement hints to the LLC. Compared to the static re-reference interval prediction (SRRIP) policy, our proposal offers an average reduction of 10.9% in LLC misses and an average improvement of 3.8% in instructions retired per cycle (IPC) for twelve single-threaded applications. The corresponding reduction in LLC misses for one hundred 4-way multi-programmed workloads is 6.8% leading to an average improvement of 3.9% in throughput. Finally, our proposal achieves an 11.1% reduction in LLC misses and a 4.2% reduction in parallel execution cycles for six 8-way threaded shared memory applications compared to the SRRIP policy. In a cache hierarchy with an exclusive LLC, our CHAR proposal offers an effective algorithm for selecting the subset of blocks (clean or dirty) evicted from the L2 cache that need not be written to the LLC and can be bypassed. Compared to the TC-AGE policy (analogue of SRRIP for exclusive LLC), our best exclusive LLC proposal improves average throughput by 3.2% while saving an average of 66.6% of data transactions from the L2 cache to the on-die interconnect for one hundred 4-way multi-programmed workloads. Compared to an inclusive LLC design with an identical hierarchy, this corresponds to an average throughput improvement of 8.2% with only 17% more data write transactions originating from the L2 cache.
Starting Page	293
Ending Page	304
Page Count	12
File Format	PDF
ISBN	9781450311823
DOI	10.1145/2370816.2370860
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-09-19
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Bypass algorithm Last-level caches Replacement policy
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in