NDLI: Bypass and insertion algorithms for exclusive last-level caches

Please wait, while we are loading the content...

IBM's Watson/DeepQA

Automatic abstraction and fault tolerance in cortical microachitectures

FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes

Vantage: scalable and efficient fine-grain cache partitioning

TLSync: support for multiple fast barriers using on-chip transmission lines

Rebound: scalable checkpointing for coherent shared memory

i-NVMM: a secure non-volatile main memory system with incremental encryption

Sampling + DMR: practical and low-overhead permanent fault detection

Energy-efficient mechanisms for managing thread context in throughput processors

An abacus turn model for time/space-efficient reconfigurable routing

The impact of memory subsystem resource sharing on datacenter applications

Power management of online data-intensive services

Rapid identification of architectural bottlenecks via precise event counting

A case for heterogeneous on-chip interconnects for CMPs

Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems

Algorithms: Recent Highlights and Challenges

FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template

Virtualizing performance asymmetric multi-core systems

Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs

OUTRIDER: efficient memory latency tolerance with decoupled strands

Demand-driven software race detection using hardware performance counters

Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security

Releasing efficient beta cores to market early

SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading

A case for globally shared-medium on-chip interconnect

Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput

Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management

Dark silicon and the end of multicore scaling

Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees

The role of optics in future high radix switch design

Warehouse-Scale Computing: Entering the Teenage Decade

CRIB: consolidated rename, issue, and bypass

Bypass and insertion algorithms for exclusive last-level caches

Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators

CPPC: correctable parity protected cache

SpecTLB: a mechanism for speculative address translation

Benefits and limitations of tapping into stored energy for datacenters

Moguls: a model to explore the memory hierarchy for bandwidth improvements

DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip

Scalable power control for many-core architectures running multi-threaded applications

Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks

Prefetch-aware shared resource management for multi-core systems

Energy-efficient cache design using variable-strength error-correcting codes

Bypass and insertion algorithms for exclusive last-level caches

Content Provider	ACM Digital Library
Author	Subramoney, Sreenivas Gaur, Jayesh Chaudhuri, Mainak
Abstract	Inclusive last-level caches (LLCs) waste precious silicon estate due to cross-level replication of cache blocks. As the industry moves toward cache hierarchies with larger inner levels, this wasted cache space leads to bigger performance losses compared to exclusive LLCs. However, exclusive LLCs make the design of replacement policies more challenging. While in an inclusive LLC a block can gather a filtered access history, this is not possible in an exclusive design because the block is de-allocated from the LLC on a hit. As a result, the popular least-recently-used replacement policy and its approximations are rendered ineffective and proper choice of insertion ages of cache blocks becomes even more important in exclusive designs. On the other hand, it is not necessary to fill every block into an exclusive LLC. This is known as selective cache bypassing and is not possible to implement in an inclusive LLC because that would violate inclusion. This paper explores insertion and bypass algorithms for exclusive LLCs. Our detailed execution-driven simulation results show that a combination of our best insertion and bypass policies delivers an improvement of up to 61.2% and on average (geometric mean) 3.4% in terms of instructions retired per cycle (IPC) for 97 single-threaded dynamic instruction traces spanning selected SPEC 2006 and server applications, running on a 2 MB 16-way exclusive LLC compared to a baseline exclusive design in the presence of well-tuned multi-stream hardware prefetchers. The corresponding improvements in throughput for 35 4-way multi-programmed workloads running with an 8 MB 16-way shared exclusive LLC are 20.6% (maximum) and 2.5% (geometric mean).
Starting Page	81
Ending Page	92
Page Count	12
File Format	PDF MP4
ISBN	9781450304726
DOI	10.1145/2000064.2000075
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-06-04
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Bypass policy Insertion policy Exclusive last-level cache
Content Type	Audio Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Bypass and insertion algorithms for exclusive last-level caches

Bypass and insertion algorithms for exclusive last-level caches

Introducing hierarchy-awareness in replacement and bypass algorithms for last-level caches

Block value based insertion policy for high performance last-level caches

Optimal bypass monitor for high performance last-level caches

Last-level cache deduplication

OAP: an obstruction-aware cache management policy for STT-RAM last-level caches

Evaluation of Cache Management Algorithms for Shared Last Level Caches

Adaptive Cache Bypassing for Inclusive Last Level Caches

Bypass and insertion algorithms for exclusive last-level caches

Similar Documents

Bypass and insertion algorithms for exclusive last-level caches

Bypass and insertion algorithms for exclusive last-level caches

Introducing hierarchy-awareness in replacement and bypass algorithms for last-level caches

Block value based insertion policy for high performance last-level caches

Optimal bypass monitor for high performance last-level caches

Last-level cache deduplication

OAP: an obstruction-aware cache management policy for STT-RAM last-level caches

Evaluation of Cache Management Algorithms for Shared Last Level Caches

Adaptive Cache Bypassing for Inclusive Last Level Caches

Bypass and insertion algorithms for exclusive last-level caches