NDLI: Efficient soft error protection for commodity embedded microprocessors using profile information

Please wait, while we are loading the content...

Rethinking Java call stack design for tiny embedded devices

WCET-aware re-scheduling register allocation for real-time embedded systems with clustered VLIW architecture

Mapping a data-flow programming model onto heterogeneous platforms

Improving dynamic prediction accuracy through multi-level phase analysis

"Smart" design space sampling to predict Pareto-optimal solutions

Creating portable, repeatable, realistic benchmarks for embedded systems and the challenges thereof

Lightweight generics in embedded systems through static analysis

WCET-aware data selection and allocation for scratchpad memory

FORMLESS: scalable utilization of embedded manycores in streaming applications

Efficient soft error protection for commodity embedded microprocessors using profile information

An operational semantics for Simulink's simulation engine

Efficiently parallelizing instruction set simulation of embedded multi-core processors using region-based just-in-time dynamic binary translation

A modular memory optimization for synchronous data-flow languages: application to arrays in a lustre compiler

Profile-guided deployment of stream programs on multicores

Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache

Symbolic consistency checking of OpenMp parallel programs

Efficient soft error protection for commodity embedded microprocessors using profile information

Content Provider	ACM Digital Library
Author	Wright, Griffin Khudia, Daya Shanker Mahlke, Scott
Abstract	Successive generations of processors use smaller transistors in the quest to make more powerful computing systems. It has been previously studied that smaller transistors make processors more susceptible to soft errors (transient faults caused by high energy particle strikes). Such errors can result in unexpected behavior and incorrect results. With smaller and cheaper transistors becoming pervasive in mainstream computing, it is necessary to protect these devices against soft errors; an increasing rate of faults necessitates the protection of applications running on commodity processors against soft errors. The existing methods of protecting against such faults generally have high area or performance overheads and thus are not directly applicable in the embedded design space. In order to protect against soft errors, the detection of these errors is a necessary first step so that a recovery can be triggered. To solve the problem of detecting soft errors cheaply, we propose a profiling-based software-only application analysis and transformation solution. The goal is to develop a low cost solution which can be deployed for off-the-shelf embedded processors. The solution works by intelligently duplicating instructions that are likely to affect the program output, and comparing results between original and duplicated instructions. The intelligence of our solution is garnered through the use of control flow, memory dependence, and value profiling to understand and exploit the common-case behavior of applications. Our solution is able to achieve 92% fault coverage with a 20% instruction overhead. This represents a 41% lower performance overhead than the best prior approaches with approximately the same fault coverage.
Starting Page	99
Ending Page	108
Page Count	10
File Format	PDF
ISBN	9781450312127
DOI	10.1145/2248418.2248433
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-06-12
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Profiling Soft errors Profile-based compiler analysis Fault injection
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in