NDLI: Improving dynamic prediction accuracy through multi-level phase analysis

Please wait, while we are loading the content...

Rethinking Java call stack design for tiny embedded devices

WCET-aware re-scheduling register allocation for real-time embedded systems with clustered VLIW architecture

Mapping a data-flow programming model onto heterogeneous platforms

Improving dynamic prediction accuracy through multi-level phase analysis

"Smart" design space sampling to predict Pareto-optimal solutions

Creating portable, repeatable, realistic benchmarks for embedded systems and the challenges thereof

Lightweight generics in embedded systems through static analysis

WCET-aware data selection and allocation for scratchpad memory

FORMLESS: scalable utilization of embedded manycores in streaming applications

Efficient soft error protection for commodity embedded microprocessors using profile information

An operational semantics for Simulink's simulation engine

Efficiently parallelizing instruction set simulation of embedded multi-core processors using region-based just-in-time dynamic binary translation

A modular memory optimization for synchronous data-flow languages: application to arrays in a lustre compiler

Profile-guided deployment of stream programs on multicores

Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache

Symbolic consistency checking of OpenMp parallel programs

Improving dynamic prediction accuracy through multi-level phase analysis

Content Provider	ACM Digital Library
Author	Chen, Haibo Zang, Binyu Li, Jiaxin Li, Yi Fang, Zhenman Zhang, Weihua
Abstract	Phase analysis, which classifies the set of execution intervals with similar execution behavior and resource requirements, has been widely used in a variety of dynamic systems, including dynamic cache reconfiguration, prefetching and race detection. While phase granularity has been a major factor to the accuracy of phase prediction, it has not been well investigated yet and most dynamic systems usually adopt a fine-grained prediction scheme. However, such a scheme can only take account of recent local phase information and could be frequently interfered by temporary noises due to instant phase changes, which might notably limit the prediction accuracy. In this paper, we make the first investigation on the potential of multi-level phase analysis (MLPA), where different granularity phase analysis are combined together to improve the overall accuracy. The key observation is that a coarse-grained interval, which usually consists of stably-distributed fine-grained intervals, can be accurately identified based on the fine-grained intervals at the beginning of its execution. Based on the observation, we design and implement a MLPA scheme. In such a scheme, a coarse-grained phase is first identified based on the fine-grained intervals at the beginning of its execution. The following fine-grained phases in it are then predicted based on the sequence of fine-grained phases in the coarse-grained phase. Experimental results show such a scheme can notably improve the prediction accuracy. Using Markov fine-grained phase predictor as the baseline, MLPA can improve prediction accuracy by 20%, 39% and 29% for next phase, phase change and phase length prediction for SPEC2000 accordingly, yet incur only about 2% time overhead and 40% space overhead (about 360 bytes in total). To demonstrate the effectiveness of MLPA, we apply it to a dynamic cache reconfiguration system which dynamically adjusts the cache size to reduce the power consumption and access time of data cache. Experimental results show that MLPA can further reduce the average cache size by 15% compared to the fine-grained scheme.
Starting Page	89
Ending Page	98
Page Count	10
File Format	PDF
ISBN	9781450312127
DOI	10.1145/2248418.2248432
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-06-12
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Dynamic prediction Multi-level Phase analysis Cache reconfiguration
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in