NDLI: Optimizing non-monotonic interconnect using functional simulation and logic restructuring

Please wait, while we are loading the content...

Design or manufacturing: which will be best for the future of the semiconductor roadmap?

RUMBLE: an incremental, timing-driven, physical-synthesis optimization algorithm

Metal-density driven placement for cmp variation and routability

Variations, margins, and statistics

Fast interconnect synthesis with layer assignment

A framework for layout-level logic restructuring

Optimal post-routing redundant via insertion

Issues in global routing

Statistical timing analysis considering spatially and temporally correlated dynamic power supply noise

Automated design of digital microfluidic lab-on-chip under pin-count constraints

Robust gate sizing via mean excess delay minimization

Highly efficient gradient computation for density-constrained analytical placement methods

Implications of device timing variability on full chip timing

RF interconnects for communications on-chip

Optimizing non-monotonic interconnect using functional simulation and logic restructuring

Efficient multilayer routing based on obstacle-avoiding preferred direction steiner tree

The coming of age of (academic) global routing

Stress aware layout optimization

Physical design issues in biofluidic microchips

Multi-scenario buffer insertion in multi-core processor designs

Abacus: fast legalization of standard cell circuits with minimal movement

How to get real mad

Placement challenges for structured ASICs

Reap what you sow: spare cells for post-silicon metal fix

An O(nlogn) edge-based algorithm for obstacle-avoiding rectilinear steiner tree construction

The ISPD global routing benchmark suite

Discrete buffer and wire sizing for link-based non-tree clock networks

A high-performance droplet router for digital microfluidic biochips

Blockage and voltage island-aware dual-vdd buffered tree construction under fixed buffer locations

3-D floorplanning using labeled tree and dual sequences

A robust approach to lithography friendly design implementation

Non-slicing floorplanning-based crosstalk reduction on gridless track assignment for a gridless routing system with fast pseudo-tile extraction

Activity and register placement aware gated clock network design

Optimizing non-monotonic interconnect using functional simulation and logic restructuring

Content Provider	ACM Digital Library
Author	Plaza, Stephen M. Bertacco, Valeria Markov, Igor L.
Abstract	The relatively poor scaling of interconnect in modern digital circuits necessitates a number of design optimizations, which must typically be iterated several times to meet the specified performance objectives. Such iterations are often due to the difficulty of early delay estimation, especially before placement. Therefore, effective logic restructuring to reduce interconnect delay has been a major challenge in physical synthesis, a phase during which more accurate delay estimates can be finally gathered. In this work, we develop a new approach to this problem that enhances modern high performance logic synthesis techniques with flexibility and accuracy in the physical domain. This approach is based on (1) a novel criterion based on path monotonicity, that identifies those interconnects amenable to optimization through logic restructuring and (2) a synthesis algorithm relying on logic simulation and placement information to identify placed subcircuits that hold promise for interconnect reduction. Experiments indicate that our techniques find optimization opportunities and improve interconnect delay by 11.7% on average at less than 2% wirelength and area overhead.
Starting Page	95
Ending Page	102
Page Count	8
File Format	PDF
ISBN	9781605580487
DOI	10.1145/1353629.1353653
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2008-04-13
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in