NDLI: X-architecture placement based on effective wire models

Please wait, while we are loading the content...

Cell architecture: key physical design features and methodology

An 8-core, 64-thread, 64-bit power efficient sparc soc (niagara2)

Worst-case delay analysis considering the variability of transistors and interconnects

Rules vs tools: what's the right way to address IC manufacturing complexity?

Carbon nanotube interconnects

X-architecture placement based on effective wire models

Efficient obstacle-avoiding rectilinear steiner tree construction

ISPD placement contest updates and ISPD 2007 global routing contest

The good, the bad, and the statistical

Minimal skew clock embedding considering time variant temperature gradient

Dummy fill density analysis with coupling constraints

Accurate power grid analysis with behavioral transistor network modeling

Optical interconnects: a viable solution for interconnection beyond 10 gbit/sec

A morphing approach to address placement stability

Maze routing steiner trees with effective critical sink optimization

Fear, uncertainty and statistics

An efficent clustering algorithm for low power clock tree synthesis

Variability-driven formulation for simultaneous gate sizing and post-silicon tunability allocation

Empire: an efficient and compact multiple-parameterized model order reduction method

Mixed-size placement with fixed macrocells using grid-warping

Semi-detailed bus routing with variation reduction

Variation and litho driven physical implementation system

A methodology for interconnect dimension determination

Is your layout density verification exact?: a fast exact algorithm for density calculation

Repeater insertion for concurrent setup and hold time violations with power-delay trade-off

An effective clustering algorithm for mixed-size placement

Solving hard instances of FPGA routing with a congestion-optimal restrained-norm path search space

A DFM aware, space based router

Pattern sensitive placement for manufacturability

Circuit optimization for leakage power reduction using multi-threshold voltages for high performance microprocessors

A stable fixed-outline floorplanning method

Algorithms for automatic length compensation of busses in analog integrated circuits

X-architecture placement based on effective wire models

Content Provider	ACM Digital Library
Author	Chen, Tung-Chieh Chang, Yao-Wen Chuang, Yi-Lin
Abstract	In this paper, we derive the X-half-perimeter wirelength (XHPWL) model for X-architecture placement and explore the effects of three different wire models on X-architecture placement, including the Manhattan-half-perimeter wirelength (MHPWL) model, the XHPWL model, and the X-Steiner wirelength (XStWL) model. For min-cut partitioning placement, we propose a generalized net-weighting method that can exactly model the wirelength after partitioning by the net weight. The net-weighting method is general and can be incorporated into any wire models such as the XHPWL and XStWL models. For analytical placement, we smooth the XHPWL function using log-sum-exp functions to facilitate analytical placement. Our study shows that both the XHPWL model and the XStWL model can reduce the X wirelength. In particular, our results reveal the effectiveness of the X architecture on wirelength reduction during placement and thus the importance of the study on the X-placement algorithms, which is different from the results given in the previous work that the X-architecture placement might not improve the X-routing wirelength over the Manhattan-architecture placement.
Starting Page	87
Ending Page	94
Page Count	8
File Format	PDF
ISBN	9781595936134
DOI	10.1145/1231996.1232017
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-03-18
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	X architecture Partitioning Steiner tree Placement Min cut Net weighting Physical design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Effective Wire Models for X-Architecture Placement

X-architecture placement based on effective wire models.

Wire Length Analysis for Unequal Sized Recursive Min-cut Placement Using Different Net Weighting Scheme

ABSTRACT SHARP-LOOKING GEOMETRIC PARTITIONING

A Fast Clustering-Based Min-Cut Placement AlgorithmWith Simulated-Annealing Performance

Partitioning-based Methods for VLSI Placement

A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph Representation

Timing-driven placement based on partitioning with dynamic cut-net control

Area-ratio-constrained min-cut partitioning for row-based placement

X-architecture placement based on effective wire models

Similar Documents

Effective Wire Models for X-Architecture Placement

X-architecture placement based on effective wire models.

Wire Length Analysis for Unequal Sized Recursive Min-cut Placement Using Different Net Weighting Scheme

ABSTRACT SHARP-LOOKING GEOMETRIC PARTITIONING

A Fast Clustering-Based Min-Cut Placement AlgorithmWith Simulated-Annealing Performance

Partitioning-based Methods for VLSI Placement

A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph Representation

Timing-driven placement based on partitioning with dynamic cut-net control

Area-ratio-constrained min-cut partitioning for row-based placement

X-architecture placement based on effective wire models