NDLI: Accurate power grid analysis with behavioral transistor network modeling

Please wait, while we are loading the content...

Cell architecture: key physical design features and methodology

An 8-core, 64-thread, 64-bit power efficient sparc soc (niagara2)

Worst-case delay analysis considering the variability of transistors and interconnects

Rules vs tools: what's the right way to address IC manufacturing complexity?

Carbon nanotube interconnects

X-architecture placement based on effective wire models

Efficient obstacle-avoiding rectilinear steiner tree construction

ISPD placement contest updates and ISPD 2007 global routing contest

The good, the bad, and the statistical

Minimal skew clock embedding considering time variant temperature gradient

Dummy fill density analysis with coupling constraints

Accurate power grid analysis with behavioral transistor network modeling

Optical interconnects: a viable solution for interconnection beyond 10 gbit/sec

A morphing approach to address placement stability

Maze routing steiner trees with effective critical sink optimization

Fear, uncertainty and statistics

An efficent clustering algorithm for low power clock tree synthesis

Variability-driven formulation for simultaneous gate sizing and post-silicon tunability allocation

Empire: an efficient and compact multiple-parameterized model order reduction method

Mixed-size placement with fixed macrocells using grid-warping

Semi-detailed bus routing with variation reduction

Variation and litho driven physical implementation system

A methodology for interconnect dimension determination

Is your layout density verification exact?: a fast exact algorithm for density calculation

Repeater insertion for concurrent setup and hold time violations with power-delay trade-off

An effective clustering algorithm for mixed-size placement

Solving hard instances of FPGA routing with a congestion-optimal restrained-norm path search space

A DFM aware, space based router

Pattern sensitive placement for manufacturability

Circuit optimization for leakage power reduction using multi-threshold voltages for high performance microprocessors

A stable fixed-outline floorplanning method

Algorithms for automatic length compensation of busses in analog integrated circuits

Accurate power grid analysis with behavioral transistor network modeling

Content Provider	ACM Digital Library
Author	Pan, David Z. Devarayanadurg, Giri V. Ramalingam, Anand
Abstract	In this paper, we propose fast and efficient techniques to analyze the power grid with accurate modeling of the transistor network. The solution techniques currently available for power grid analysis rely on a model of representing the transistor network as a current source. The disadvantage of the above model is that the drain capacitance of the PMOS transistors which are already on is not modeled. The drain capacitance of the PMOS transistors which are on, act much like a decoupling capacitance in the power grid. By ignoring the drain capacitance, the voltage drop predicted is pessimistic. This implies that a designer is likely to overestimate the amount of decoupling capacitance needed. In our proposed model, we model the transistor network as a simple switch in series with a RC circuit. The presence of switches leads to a non-constant conductance matrix. So, the switch is modeled behaviorally to make the conductance matrix a constant in presence of switches. The resulting conductance matrix is a M-matrix thus making it amenable to linear algebraic methods presented in the literature. The proposed model is nearly as accurate as the SPICE model in predicting the voltage drop. We demonstrate that the current source model of the transistor network has an error of about 10% in predicting the voltage drop. The proposed model offers the middle ground between the accuracy of SPICE simulation and the speed of the current source model. The proposed model is 20--30x faster than SPICE. It also reduces the size of the decoupling capacitance by 2--10x in comparison with the methods presented in the literature.
Starting Page	43
Ending Page	50
Page Count	8
File Format	PDF
ISBN	9781595936134
DOI	10.1145/1231996.1232007
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-03-18
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Rc model of transistor Behavioral modeling of switch Power grid
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in