NDLI: Concurrent Dynamic Memory Coalescing on GoblinCore-64 Architecture

Please wait, while we are loading the content...

Large-Memory Nodes for Energy Efficient High-Performance Computing

Write Locality and Optimization for Persistent Memory

Adaptive Row Addressing for Cost-Efficient Parallel Memory Protocols in Large-Capacity Memories

Dense Footprint Cache: Capacity-Efficient Die-Stacked DRAM Last Level Cache

Languages Must Expose Memory Heterogeneity

HAPPY: Hybrid Address-based Page Policy in DRAMs

Photonic Interconnects for Interposer-based 2.5D/3D Integrated Systems on a Chip

Characterizing the Performance of Hybrid Memory Cube Using ApexMAP Application Probes

A New Metric to Measure Cache Utilization for HPC Workloads

Multi-Level Memory Policies: What You Add Is More Important Than What You Take Out

Co-DIMM: Inter-Socket Data Sharing via a Common DIMM Channel

Analyzing allocation behavior for multi-level memory

ConGen: An Application Specific DRAM Memory Controller Generator

AWARD: Approximation-aWAre Restore in Further Scaling DRAM

Understanding the Impact of Air and Microfluidics Cooling on Performance of 3D Stacked Memory Systems

Evaluating the feasibility of storage class memory as main memory

Checkpointing Exascale Memory Systems with Existing Memory Technologies

DRAMPersist: Making DRAM Systems Persistent

Exploring Time and Energy for Complex Accesses to a Hybrid Memory Cube

Processing Acceleration with Resistive Memory-based Computation

Applying Software-based Memory Error Correction for In-Memory Key-Value Store: Case Studies on Memcached and RAMCloud

DRAMScale: Mechanisms to Increase DRAM Capacity

Reliability and Performance Trade-off Study of Heterogeneous Memories

Using Memristor Technology for Multi-value Registers in Signed-digit Arithmetic Circuits

Exposing the Locality of Heterogeneous Memory Architectures to HPC Applications

Fast full system memory checkpointing with SSD-aware memory controller

Analyzing Consistency Issues in HMC Atomics

The Case for Associative DRAM Caches

Software Assisted Hardware Cache Coherence for Heterogeneous Processors

On the Use of DRAM with Unrepaired Weak Cells in Computing Systems

Integrated Thermal Analysis for Processing In Die-Stacking Memory

A Validation of DRAM RAPL Power Measurements

Performance Impact of a Slower Main Memory: A case study of STT-MRAM in HPC

Challenges of Programming a System with Heterogeneous Memories and Heterogeneous Processors: A Programmer's View

Exploring Tag-Bit Memory Operations in Hybrid Memory Cubes

Prefetching as a Potentially Effective Technique for Hybrid Memory Optimization

Improving DRAM Bandwidth Utilization with MLP-Aware OS Paging

CLARA: Circular Linked-List Auto and Self Refresh Architecture

TAPAS: Temperature-aware Adaptive Placement for 3D Stacked Hybrid Caches

Reverse Engineering of DRAMs: Row Hammer with Crosshair

Nswap2L: Transparently Managing Heterogeneous Cluster Storage Resources for Fast Swapping

Analytical Study on Bandwidth Efficiency of Heterogeneous Memory Systems

Twin-Load: Bridging the Gap between Conventional Direct-Attached and Buffer-on-Board Memory Systems

Replacement Policies for Heterogeneous Memories

Data-Centric Computing Frontiers: A Survey On Processing-In-Memory

MicroRefresh: Minimizing Refresh Overhead in DRAM Caches

Low Latency, High Bisection-Bandwidth Networks for Exascale Memory Systems

Concurrent Dynamic Memory Coalescing on GoblinCore-64 Architecture

How Many MLCs Should Impersonate SLCs to Optimize SSD Performance?

DReAM: Dynamic Re-arrangement of Address Mapping to Improve the Performance of DRAMs

Concurrent Dynamic Memory Coalescing on GoblinCore-64 Architecture

Content Provider	ACM Digital Library
Author	Leidel, John D. Chen, Yong Wang, Xi
Abstract	The majority of modern microprocessors are architected to utilize multi-level data caches as a primary optimization to reduce the latency and increase the perceived bandwidth from an application. The spatial and temporal locality provided by data caches work well in conjunction with applications that access memory in a linear fashion. However, applications that exhibit random or non-deterministic memory access patterns often induce a significant number of data cache misses, thus reducing the natural performance benefit from the data cache. In response to the performance penalties inherently present with non-deterministic applications, we have constructed a unique memory hierarchy within the GoblinCore-64 (GC64) architecture explicitly designed to exploit memory performance from irregular memory access patterns. The GC64 architecture combines a RISC-V-based core coupled with latency-hiding architectural features to a memory hierarchy with Hybrid Memory Cube (HMC) devices. In order to cope with the inherent non-determinism of applications and to exploit the packetized interface presented by the HMC device, we develop a methodology and associated implementation of a dynamic memory coalescing unit for the GC64 memory hierarchy that permits us to statistically sample memory requests from non-deterministic applications and coalesce them into the largest possible HMC payload requests. In this work, we present two parallel methodologies and associated implementations for coalescing non-deterministic memory requests into the largest potential HMC request by constructing a binary tree representation of the live memory requests from disparate cores. We present the coalesced HMC memory request results from applications that exhibit linear and non-linear memory request patterns compiled for a RISC-V core in contrast with a traditional memory hierarchy.
Starting Page	177
Ending Page	187
Page Count	11
File Format	PDF
ISBN	9781450343053
DOI	10.1145/2989081.2989128
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-10-03
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Memory coalescing Parallel computing Goblincore-64 Risc-v Microcode Data-intensive computing
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in