NDLI: Demand-driven software race detection using hardware performance counters

Please wait, while we are loading the content...

IBM's Watson/DeepQA

Automatic abstraction and fault tolerance in cortical microachitectures

FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes

Vantage: scalable and efficient fine-grain cache partitioning

TLSync: support for multiple fast barriers using on-chip transmission lines

Rebound: scalable checkpointing for coherent shared memory

i-NVMM: a secure non-volatile main memory system with incremental encryption

Sampling + DMR: practical and low-overhead permanent fault detection

Energy-efficient mechanisms for managing thread context in throughput processors

An abacus turn model for time/space-efficient reconfigurable routing

The impact of memory subsystem resource sharing on datacenter applications

Power management of online data-intensive services

Rapid identification of architectural bottlenecks via precise event counting

A case for heterogeneous on-chip interconnects for CMPs

Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems

Algorithms: Recent Highlights and Challenges

FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template

Virtualizing performance asymmetric multi-core systems

Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs

OUTRIDER: efficient memory latency tolerance with decoupled strands

Demand-driven software race detection using hardware performance counters

Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security

Releasing efficient beta cores to market early

SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading

A case for globally shared-medium on-chip interconnect

Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput

Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management

Dark silicon and the end of multicore scaling

Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees

The role of optics in future high radix switch design

Warehouse-Scale Computing: Entering the Teenage Decade

CRIB: consolidated rename, issue, and bypass

Bypass and insertion algorithms for exclusive last-level caches

Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators

CPPC: correctable parity protected cache

SpecTLB: a mechanism for speculative address translation

Benefits and limitations of tapping into stored energy for datacenters

Moguls: a model to explore the memory hierarchy for bandwidth improvements

DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip

Scalable power control for many-core architectures running multi-threaded applications

Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks

Prefetch-aware shared resource management for multi-core systems

Energy-efficient cache design using variable-strength error-correcting codes

Demand-driven software race detection using hardware performance counters

Content Provider	ACM Digital Library
Author	Ma, Zhiqiang Frank, Matthew I. Austin, Todd Peri, Ramesh Greathouse, Joseph L.
Abstract	Dynamic data race detectors are an important mechanism for creating robust parallel programs. Software race detectors instrument the program under test, observe each memory access, and watch for inter-thread data sharing that could lead to concurrency errors. While this method of bug hunting can find races that are normally difficult to observe, it also suffers from high runtime overheads. It is not uncommon for commercial race detectors to experience 300x slowdowns, limiting their usage. This paper presents a hardware-assisted demand-driven race detector. We are able to observe cache events that are indicative of data sharing between threads by taking advantage of hardware available on modern commercial microprocessors. We use these to build a race detector that is only enabled when it is likely that inter-thread data sharing is occurring. When little sharing takes place, this demand-driven analysis is much faster than contemporary continuous-analysis tools without a large loss of detection accuracy. We modified the race detector in Intel(R) Inspector XE to utilize our hardware-based sharing indicator and were able to achieve performance increases of 3x and 10x in two parallel benchmark suites and 51x for one particular program.
Starting Page	165
Ending Page	176
Page Count	12
File Format	PDF MP4
ISBN	9781450304726
DOI	10.1145/2000064.2000084
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-06-04
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Demand analysis Cache coherency Data race detection Performance counters
Content Type	Audio Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Demand-driven software race detection using hardware performance counters

Demand-driven software race detection using hardware performance counters

Demanddriven software race detection using hardware performance counters (2011)

Real time detection of cache-based side-channel attacks using hardware performance counters

SigRace: Signaturebased data race detection (2009)

E-RACE, A Hardware-Assisted Approach to Lockset-Based Data Race Detection for Embedded Products

Using platform-independent data locality analysis to predict cache performance on abstract hardware platforms

Static Analysis Driven Cache Performance Testing

Cache-Based Side-Channel Intrusion Detection using Hardware Performance Counters

Demand-driven software race detection using hardware performance counters

Similar Documents

Demand-driven software race detection using hardware performance counters

Demand-driven software race detection using hardware performance counters

Demanddriven software race detection using hardware performance counters (2011)

Real time detection of cache-based side-channel attacks using hardware performance counters

SigRace: Signaturebased data race detection (2009)

E-RACE, A Hardware-Assisted Approach to Lockset-Based Data Race Detection for Embedded Products

Using platform-independent data locality analysis to predict cache performance on abstract hardware platforms

Static Analysis Driven Cache Performance Testing

Cache-Based Side-Channel Intrusion Detection using Hardware Performance Counters

Demand-driven software race detection using hardware performance counters