NDLI: Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE)

Content Provider	ACM Digital Library
Author	Gavin, Peter Whalley, David Hines, Stephen Roderick Peress, Yuval Tyson, Gary
Abstract	Instruction fetch behavior has been shown to be very regular and predictable, even for diverse application areas. In this work, we propose the Lookahead Instruction Fetch Engine (LIFE), which is designed to exploit the regularity present in instruction fetch. The nucleus of LIFE is the Tagless Hit Instruction Cache (TH-IC), a small cache that assists the instruction fetch pipeline stage as it efficiently captures information about both sequential and non-sequential transitions between instructions. TH-IC provides a considerable savings in fetch energy without incurring the performance penalty normally associated with small filter instruction caches. LIFE extends TH-IC by making use of advanced control flow metadata to further improve utilization of fetch-associated structures such as the branch predictor, branch target buffer, and return address stack. These structures are selectively disabled by LIFE when it can be determined that they are unnecessary for the following instruction to be fetched. Our results show that LIFE enables further reductions in total processor energy consumption with no impact on application execution times even for the most aggressive power-saving configuration. We also explore the use of LIFE metadata on guiding decisions further down the pipeline. Next sequential line prefetch for the data cache can be enhanced by only prefetching when the triggering instruction has been previously accessed in the TH-IC. This strategy reduces the number of useless prefetches and thus contributes to improving overall processor efficiency. LIFE enables designers to boost instruction fetch efficiency by reducing energy cost without negatively affecting performance.
Starting Page	119
Ending Page	128
Page Count	10
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/1543136.1542469
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	44
Issue Number	7
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Lookahead instruction fetch engine (life) Tagless hit instruction cache (th-ic) L0/filter cache
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE)

Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (2008)

Addressing instruction fetch bottlenecks by using an instruction register file

Guaranteeing hits to improve the efficiency of a small instruction cache.

Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache

Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (2009)

Addressing instruction fetch bottlenecks by using an instruction register file (2007).

Abstract Addressing Instruction Fetch Bottlenecks by Using an Instruction Register File

The spineless tagless G-machine, naturally

Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE)

Similar Documents

Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE)

Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (2008)

Addressing instruction fetch bottlenecks by using an instruction register file

Guaranteeing hits to improve the efficiency of a small instruction cache.

Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache

Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (2009)

Addressing instruction fetch bottlenecks by using an instruction register file (2007).

Abstract Addressing Instruction Fetch Bottlenecks by Using an Instruction Register File

The spineless tagless G-machine, naturally

Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE)