NDLI: A compiler optimization to reduce soft errors in register files

Content Provider	ACM Digital Library
Author	Lee, Jongeun Shrivastava, Aviral
Abstract	Register file (RF) is extremely vulnerable to soft errors, and traditional redundancy based schemes to protect the RF are prohibitive not only because RF is often in the timing critical path of the processor, but also since it is one of the hottest blocks on the chip, and therefore adding any extra circuitry to it is not desirable. Pure software approaches would be ideal in this case, but previous approaches that are based on program duplication have very significant runtime overheads, and others based on instruction scheduling are only moderately effective due to local scope. We show that the problem of protecting registers inherently requires inter-procedural analysis, and intra-procedural optimization are ineffective. This paper presents a pure compiler approach, based on inter-procedural code analysis to reduce the vulnerability of registers by temporarily writing live variables to protected memory. We formulate the problem as an integer linear programming problem and also present a very efficient heuristic algorithm. Our experiments demonstrate that our proposed technique can reduce the vulnerability of the RF by 33 ~ 37% on average and up to 66%, with a small 2% increase in runtime. In addition, our overhead reduction optimizations can effectively reduce the code size overhead, by more than 40% on average, to a mere 5 ~ 6%, as compared to highly optimized binaries.
Starting Page	41
Ending Page	49
Page Count	9
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/1543136.1542459
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	44
Issue Number	7
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Register file Compilation Soft error Embedded system Link-time optimization Static analysis Architectural vulnerability factor
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A compiler optimization to reduce soft errors in register files

Software-based register file vulnerability reduction for embedded processors

Static Analysis of Register File Vulnerability

A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files

Cache vulnerability equations for protecting data in embedded processor caches from soft errors

Compiler approach for reducing soft errors in register files ∗.

Enabling compiler flow for embedded VLIW DSP processors with distributed register files

Compiler-guided register reliability improvement against soft errors (2005)

Shield: cost-effective soft-error protection for register files.

A compiler optimization to reduce soft errors in register files

Similar Documents

A compiler optimization to reduce soft errors in register files

Software-based register file vulnerability reduction for embedded processors

Static Analysis of Register File Vulnerability

A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files

Cache vulnerability equations for protecting data in embedded processor caches from soft errors

Compiler approach for reducing soft errors in register files ∗.

Enabling compiler flow for embedded VLIW DSP processors with distributed register files

Compiler-guided register reliability improvement against soft errors (2005)

Shield: cost-effective soft-error protection for register files.

A compiler optimization to reduce soft errors in register files