NDLI: Dynamic warp subdivision for integrated branch and memory divergence tolerance

Content Provider	ACM Digital Library
Author	Meng, Jiayuan Tarjan, David Skadron, Kevin
Abstract	SIMD organizations amortize the area and power of fetch, decode, and issue logic across multiple processing units in order to maximize throughput for a given area and power budget. However, throughput is reduced when a set of threads operating in lockstep (a warp) are stalled due to long latency memory accesses. The resulting idle cycles are extremely costly. Multi-threading can hide latencies by interleaving the execution of multiple warps, but deep multi-threading using many warps dramatically increases the cost of the register files (multi-threading depth x SIMD width), and cache contention can make performance worse. Instead, intra-warp latency hiding should first be exploited. This allows threads that are ready but stalled by SIMD restrictions to use these idle cycles and reduces the need for multi-threading among warps. This paper introduces dynamic warp subdivision (DWS), which allows a single warp to occupy more than one slot in the scheduler without requiring extra register file space. Independent scheduling entities allow divergent branch paths to interleave their execution, and allow threads that hit to run ahead. The result is improved latency hiding and memory level parallelism (MLP). We evaluate the technique on a coherent cache hierarchy with private L1 caches and a shared L2 cache. With an area overhead of less than 1%, experiments with eight data-parallel benchmarks show our technique improves performance on average by 1.7X.
Starting Page	235
Ending Page	246
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/1816038.1815992
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	38
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Branch divergence Latency hiding Warp Memory divergence Simd Cache
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic warp subdivision for integrated branch and memory divergence tolerance

Dynamic warp subdivision for integrated branch and memory divergence tolerance: Extended results. U.Va (2010)

Dynamic warp subdivision for integrated branch and memory divergence tolerance: extended tradeoff analysis ∗ (2010).

SIMD divergence optimization through intra-warp compaction

Warp size impact in GPUs: large or small?

A large, fast instruction window for tolerating cache misses

SIMD divergence optimization through intra-warp compaction

Orchestrating Cache Management and Memory Scheduling for GPGPU Applications

Leveraging Memory Level Parallelism Using Dynamic Warp Subdivision

Dynamic warp subdivision for integrated branch and memory divergence tolerance

Similar Documents

Dynamic warp subdivision for integrated branch and memory divergence tolerance

Dynamic warp subdivision for integrated branch and memory divergence tolerance: Extended results. U.Va (2010)

Dynamic warp subdivision for integrated branch and memory divergence tolerance: extended tradeoff analysis ∗ (2010).

SIMD divergence optimization through intra-warp compaction

Warp size impact in GPUs: large or small?

A large, fast instruction window for tolerating cache misses

SIMD divergence optimization through intra-warp compaction

Orchestrating Cache Management and Memory Scheduling for GPGPU Applications

Leveraging Memory Level Parallelism Using Dynamic Warp Subdivision

Dynamic warp subdivision for integrated branch and memory divergence tolerance