NDLI: Use ECP, not ECC, for hard failures in resistive memories

Content Provider	ACM Digital Library
Author	Strauss, Karin Loh, Gabriel H. Burger, Doug Schechter, Stuart
Abstract	As leakage and other charge storage limitations begin to impair the scalability of DRAM, non-volatile resistive memories are being developed as a potential replacement. Unfortunately, current error correction techniques are poorly suited to this emerging class of memory technologies. Unlike DRAM, PCM and other resistive memories have wear lifetimes, measured in writes, that are sufficiently short to make cell failures common during a system's lifetime. However, resistive memories are much less susceptible to transient faults than DRAM. The Hamming-based ECC codes used in DRAM are designed to handle transient faults with no effective lifetime limits, but ECC codes applied to resistive memories would wear out faster than the cells they are designed to repair. This paper evaluates Error-Correcting Pointers (ECP), a new approach to error correction optimized for memories in which errors are the result of permanent cell failures that occur, and are immediately detectable, at write time. ECP corrects errors by permanently encoding the locations of failed cells into a table and assigning cells to replace them. ECP provides longer lifetimes than previously proposed solutions with equivalent overhead. What's more, as the level of variance in cell lifetimes increases -- a likely consequence of further scalaing -- ECP's margin of improvement over existing schemes increases.
Starting Page	141
Ending Page	152
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/1816038.1815980
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	38
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Memory Hard failures Phase change memory Error correction Resistive memories
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Use ECP, not ECC, for hard failures in resistive memories

Use ECP, Not ECC, for Hard Failures in Resistive Memories (2010)

Pay-As-You-Go: low-overhead hard-error correction for phase change memories

PCRAM-assisted ECC management for enhanced data reliability in flash storage systems

Hard And Soft Failures In Dynamic RAM Fault Tolerant Memories

A compact on-chip ECC for low cost flash memories

Realizing Unequal Error Correction for nand Flash Memory at Minimal Read Latency Overhead

SAFER: Stuck-At-Fault Error Recovery for Memories

RDIS: Tolerating Many Stuck-At Faults in Resistive Memory

Use ECP, not ECC, for hard failures in resistive memories

Similar Documents

Use ECP, not ECC, for hard failures in resistive memories

Use ECP, Not ECC, for Hard Failures in Resistive Memories (2010)

Pay-As-You-Go: low-overhead hard-error correction for phase change memories

PCRAM-assisted ECC management for enhanced data reliability in flash storage systems

Hard And Soft Failures In Dynamic RAM Fault Tolerant Memories

A compact on-chip ECC for low cost flash memories

Realizing Unequal Error Correction for nand Flash Memory at Minimal Read Latency Overhead

SAFER: Stuck-At-Fault Error Recovery for Memories

RDIS: Tolerating Many Stuck-At Faults in Resistive Memory

Use ECP, not ECC, for hard failures in resistive memories