NDLI: Morphable memory system:a robust architecture for exploiting multi-level phase change memories

Content Provider	ACM Digital Library
Author	Lastras-Montaño, Luis A. Karidis, John P. Franceschini, Michele M. Qureshi, Moinuddin K.
Abstract	Phase Change Memory (PCM) is emerging as a scalable and power efficient technology to architect future main memory systems. The scalability of PCM is enhanced by the property that PCM devices can store multiple bits per cell. While such Multi-Level Cell (MLC) devices can offer high density, this benefit comes at the expense of increased read latency, which can cause significant performance degradation. This paper proposes Morphable Memory System (MMS), a robust architecture for efficiently incorporating MLC PCM devices in main memory. MMS is based on observation that memory requirement varies between workloads, and systems are typically over-provisioned in terms of memory capacity. So, during a phase of low memory usage, some of the MLC devices can be operated at fewer bits per cell to obtain lower latency. When the workload requires full memory capacity, these devices can be restored to high density MLC operation to have full main-memory capacity. We provide the runtime monitors, the hardware-OS interface, and the detailed mechanism for implementing MMS. Our evaluations on an 8-core 8GB MLC PCM-based system show that MMS provides, on average, low latency access for 95% of all memory requests, thereby improving overall system performance by 40%.
Starting Page	153
Ending Page	162
Page Count	10
File Format	PDF
ISSN	01635964
DOI	10.1145/1816038.1815981
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	38
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Morphable memory Phase change memory Multi-level cell
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Morphable memory system: a robust architecture for exploiting multi-level phase change memories

Morphable memory system: a robust architecture for exploiting multi-level phase change memories (2010)

A 256-Mcell Phase-Change Memory Chip Operating at $2{+}$ Bit/Cell

A 15 µm-Pitch, 8.7-ENOB, 13-Mcells/sec Logarithmic Readout Circuit for Multi-Level Cell Phase Change Memory

Efficient Data Mapping and Buffering Techniques for Multilevel Cell Phase-Change Memories

Throughput Enhancement for Phase Change Memories

Minimal Maximum-Level Programming: Faster memory access via multi-level cell sharing

Helmet: A resistance drift resilient architecture for multi-level cell phase change memory system

MFNW: A Flip-N-Write architecture for multi-level cell non-volatile memories

Morphable memory system:a robust architecture for exploiting multi-level phase change memories

Similar Documents

Morphable memory system: a robust architecture for exploiting multi-level phase change memories

Morphable memory system: a robust architecture for exploiting multi-level phase change memories (2010)

A 256-Mcell Phase-Change Memory Chip Operating at $2{+}$ Bit/Cell

A 15 µm-Pitch, 8.7-ENOB, 13-Mcells/sec Logarithmic Readout Circuit for Multi-Level Cell Phase Change Memory

Efficient Data Mapping and Buffering Techniques for Multilevel Cell Phase-Change Memories

Throughput Enhancement for Phase Change Memories

Minimal Maximum-Level Programming: Faster memory access via multi-level cell sharing

Helmet: A resistance drift resilient architecture for multi-level cell phase change memory system

MFNW: A Flip-N-Write architecture for multi-level cell non-volatile memories

Morphable memory system:a robust architecture for exploiting multi-level phase change memories