NDLI: LAP:loop-block aware inclusion properties for energy-efficient asymmetric last level caches

Please wait, while we are loading the content...

Volume 44, Issue 5, December 2016

Volume 44, Issue 4, September 2016

Volume 44, Issue 3, June 2016

Asymmetry-aware work-stealing runtimes

Back to the future

Automatic generation of efficient accelerators for reconfigurable hardware

Opportunistic competition overhead reduction for expediting critical section in NoC based CMPs

Base-victim compression

Decoupling loads for nano-instruction set computers

The anytime automaton

All-inclusive ECC

Using multiple input, multiple output formal control to maximize resource efficiency in architectures

Boosting access parallelism to PCM-based main memory

Efficient synonym filtering and scalable delayed translation for hybrid virtual caching

Energy efficient architecture for graph analytics accelerators

Transparent offloading and mapping (TOM)

Short-circuit dispatch

Bit-plane compression

Production-run software failure diagnosis via adaptive communication tracking

Future vector microprocessor extensions for data aggregations

Accelerating markov random field inference using molecular optical gibbs sampling units

Rescuing uncorrectable fault patterns in on-chip memories through error pattern transformation

Exploiting dynamic timing slack for energy efficiency in ultra-low-power embedded systems

Towards statistical guarantees in controlling quality tradeoffs for approximate acceleration

Efficient synonym filtering and scalable delayed translation for hybrid virtual caching

ARM virtualization

Efficiently scaling out-of-order cores for simultaneous multithreading

Peak efficiency aware scheduling for highly energy proportional servers

Evaluation of an analog accelerator for linear algebra

RelaxFault memory repair

Energy efficient data encoding in DRAM channels exploiting data value similarity

Accelerating dependent cache misses with an enhanced memory controller

Power attack defense

Volume 44, Issue 2, May 2016

Volume 44, Issue 1, May 2016

LAP:loop-block aware inclusion properties for energy-efficient asymmetric last level caches

Content Provider	ACM Digital Library
Author	Jaleel, Aamer Lu, Yu Xie, Yuan Sampson, Jack Irwin, Mary Jane Zhao, Jishen Cheng, Hsiang-Yun
Abstract	Emerging non-volatile memory (NVM) technologies, such as spin-transfer torque RAM (STT-RAM), are attractive options for replacing or augmenting SRAM in implementing last-level caches (LLCs). However, the asymmetric read/write energy and latency associated with NVM introduces new challenges in designing caches where, in contrast to SRAM, dynamic energy from write operations can be responsible for a larger fraction of total cache energy than leakage. These properties lead to the fact that no single traditional inclusion policy being dominant in terms of LLC energy consumption for asymmetric LLCs. We propose a novel selective inclusion policy, Loop-block-Aware Policy (LAP), to reduce energy consumption in LLCs with asymmetric read/write properties. In order to eliminate redundant writes to the LLC, LAP incorporates advantages from both non-inclusive and exclusive designs to selectively cache only part of upper-level data in the LLC. Results show that LAP outperforms other variants of selective inclusion policies and consumes 20% and 12% less energy than non-inclusive and exclusive STT-RAM-based LLCs, respectively. We extend LAP to a system with SRAM/STT-RAM hybrid LLCs to achieve energy-efficient data placement, reducing the energy consumption by 22% and 15% over non-inclusion and exclusion on average, with average-case performance improvements, small worst-case performance loss, and minimal hardware overheads.
Starting Page	103
Ending Page	114
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/3007787.3001148
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	44
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in