NDLI: Energy-effective issue logic

Content Provider	ACM Digital Library
Author	González, Antonio Folegnani, Daniele
Abstract	The issue logic of a dynamically-scheduled superscalar processor is a complex mechanism devoted to start the execution of multiple instructions every cycle. Due to its complexity, it is responsible for a significant percentage of the energy consumed by a microprocessor. The energy consumption of the issue logic depends on several architectural parameters, the instruction issue queue size being one of the most important. In this paper we present a technique to reduce the energy consumption of the issue logic of a high-performance superscalar processor. The proposed technique is based on the observation that the conventional issue logic wastes a significant amount of energy for useless activity. In particular, the wake-up of empty entries and operands that are ready represents an important source of energy waste. Besides, we propose a mechanism to dynamically reduce the effective size of the instruction queue. We show that on average the effective instruction queue size can be reduced by a factor of 26% with minimal impact on performance. This reduction together with the energy saved for empty and ready entries result in about 90.7% reduction in the energy consumed by the wake-up logic, which represents 14.9% of the total energy of the assumed processor.
Starting Page	230
Ending Page	239
Page Count	10
File Format	PDF
ISSN	01635964
DOI	10.1145/384285.379266
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	29
Issue Number	2
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Energy consumption Issue logic Low power Adaptive hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Energy-effective issue logic

Power Efficient Hardware Transactional Memory: Dynamic Issue of Transactions

A low-power in-order/out-of-order issue queue

A multiple clocking scheme for low-power RTL design

Speculating to reduce unnecessary power consumption

ULPFA: A New Efficient Design of a Power-Aware Full Adder

Robust subthreshold logic for ultra-low power operation

A Low-Voltage Low-Power CMOS Analog Adaptive Equalizer for UTP-5 Cables

Conforming block inversion for low power memory

Energy-effective issue logic

Similar Documents

Energy-effective issue logic

Power Efficient Hardware Transactional Memory: Dynamic Issue of Transactions

A low-power in-order/out-of-order issue queue

A multiple clocking scheme for low-power RTL design

Speculating to reduce unnecessary power consumption

ULPFA: A New Efficient Design of a Power-Aware Full Adder

Robust subthreshold logic for ultra-low power operation

A Low-Voltage Low-Power CMOS Analog Adaptive Equalizer for UTP-5 Cables

Conforming block inversion for low power memory

Energy-effective issue logic