NDLI: Mapping esterel onto a multi-threaded embedded processor (CARN, Vol. 34, Issue. 5)

Content Provider	ACM Digital Library
Author	Boldt, Marian Li, Xin von Hanxleden, Reinhard
Abstract	The synchronous language Esterel is well-suited for programming control-dominated reactive systems at the system level. It provides non-traditional control structures, in particular concurrency and various forms of preemption, which allow to concisely express reactive behavior. As these control structures cannot be mapped easily onto traditional, sequential processors, an alternative approach that has emerged recently makes use of special-purpose reactive processors. However, the designs proposed so far have limitations regarding completeness of the language support, and did not really take advantage of compile-time knowledge to optimize resource usage.This paper presents a reactive processor, the Kiel Esterel Processor 3a (KEP3a), and its compiler. The KEP3a improves on earlier designs in several areas; most notable are the support for exception handling and the provision of context-dependent preemption handling instructions. The KEP3a compiler presented here is to our knowledge the first for multi-threaded reactive processors. The translation of Esterel's preemption constructs onto KEP3a assembler is straightforward; however, a challenge is the correct and efficient representation of Esterel's concurrency. The compiler generates code that respects data and control dependencies using the KEP3a priority-based scheduling mechanism. We present a priority assignment approach that makes use of a novel concurrent control flow graph and has a complexity that in practice tends to be linear in the size of the program. Unlike earlier Esterel compilation schemes, this approach avoids unnecessary context switches by considering each thread's actual execution state at run time. Furthermore, it avoids code replication present in other approaches.
Starting Page	303
Ending Page	314
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/1168919.1168896
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	34
Issue Number	5
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Reactive systems Concurrency Low-power processing Esterel Multi-threading
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Mapping esterel onto a multi-threaded embedded processor (OPSR, Vol. 40, Issue. 5)

Mapping esterel onto a multi-threaded embedded processor

Mapping esterel onto a multi-threaded embedded processor (SIGP, Vol. 41, Issue. 11)

Abstract Mapping Esterel onto a Multi-Threaded Embedded Processor

Tradeoffs in transactional memory virtualization (CARN, Vol. 34, Issue. 5)

A concurrent reactive Esterel processor based on multi-threading (2006)

Unbounded page-based transactional memory (CARN, Vol. 34, Issue. 5)

SlicK:slice-based locality exploitation for efficient redundant multithreading (CARN, Vol. 34, Issue. 5)

Software-based instruction caching for embedded processors (CARN, Vol. 34, Issue. 5)

Mapping esterel onto a multi-threaded embedded processor (CARN, Vol. 34, Issue. 5)

Similar Documents

Mapping esterel onto a multi-threaded embedded processor (OPSR, Vol. 40, Issue. 5)

Mapping esterel onto a multi-threaded embedded processor

Mapping esterel onto a multi-threaded embedded processor (SIGP, Vol. 41, Issue. 11)

Abstract Mapping Esterel onto a Multi-Threaded Embedded Processor

Tradeoffs in transactional memory virtualization (CARN, Vol. 34, Issue. 5)

A concurrent reactive Esterel processor based on multi-threading (2006)

Unbounded page-based transactional memory (CARN, Vol. 34, Issue. 5)

SlicK:slice-based locality exploitation for efficient redundant multithreading (CARN, Vol. 34, Issue. 5)

Software-based instruction caching for embedded processors (CARN, Vol. 34, Issue. 5)

Mapping esterel onto a multi-threaded embedded processor (CARN, Vol. 34, Issue. 5)