NDLI: SlicK:slice-based locality exploitation for efficient redundant multithreading (CARN, Vol. 34, Issue. 5)

Content Provider	ACM Digital Library
Author	Sivasubramaniam, Anand Parashar, Angshuman Gurumurthi, Sudhanva
Abstract	Transient faults are expected a be a major design consideration in future microprocessors. Recent proposals for transient fault detection in processor cores have revolved around the idea of redundant threading, which involves redundant execution of a program across multiple execution contexts. This paper presents a new approach to redundant threading by bringing together the concepts of slice-level execution and value and control-flow locality into a novel partial redundant threading mechanism called SlicK.The purpose of redundant execution is to check the integrity of the outputs propagating out of the core (typically through stores). SlicK implements redundancy at the granularity of backward-slices of these output instructions and exploits value and control-flow locality to avoid redundantly executing slices that lead to predictable outputs, thereby avoiding redundant execution of a significant fraction of instructions while maintaining extremely low vulnerabilities for critical processor structures.We propose the microarchitecture of a backward-slice extractor called SliceEM that is able to identify backward slices without interrupting the instruction flow, and show how this extractor and a set of predictors can be integrated into a redundant threading mechanism to form SlicK. Detailed simulations with SPEC CPU2000 benchmarks show that SlicK can provide around 10.2% performance improvement over a well known redundant threading mechanism, buying back over 50% of the loss suffered due to redundant execution. SlicK can keep the Architectural Vulnerability Factors of processor structures to typically 0%-2%. More importantly, SlicK's slice-based mechanisms provide future opportunities for exploring interesting points in the performance-reliability design space based on market segment needs.
Starting Page	95
Ending Page	105
Page Count	11
File Format	PDF
ISSN	01635964
DOI	10.1145/1168919.1168870
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	34
Issue Number	5
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Microarchitecture Backward slice extraction Transient faults Redundant threading
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SlicK:slice-based locality exploitation for efficient redundant multithreading (OPSR, Vol. 40, Issue. 5)

SlicK:slice-based locality exploitation for efficient redundant multithreading (SIGP, Vol. 41, Issue. 11)

SlicK: slice-based locality exploitation for efficient redundant multithreading

Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance (CARN, Vol. 34, Issue. 5)

Mechanisms for bounding vulnerabilities of processor structures

Accurate and efficient regression modeling for microarchitectural performance and power prediction (CARN, Vol. 34, Issue. 5)

Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance (OPSR, Vol. 40, Issue. 5)

Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance (SIGP, Vol. 41, Issue. 11)

A regulated transitive reduction (RTR) for longer memory race recording (CARN, Vol. 34, Issue. 5)

SlicK:slice-based locality exploitation for efficient redundant multithreading (CARN, Vol. 34, Issue. 5)

Similar Documents

SlicK:slice-based locality exploitation for efficient redundant multithreading (OPSR, Vol. 40, Issue. 5)

SlicK:slice-based locality exploitation for efficient redundant multithreading (SIGP, Vol. 41, Issue. 11)

SlicK: slice-based locality exploitation for efficient redundant multithreading

Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance (CARN, Vol. 34, Issue. 5)

Mechanisms for bounding vulnerabilities of processor structures

Accurate and efficient regression modeling for microarchitectural performance and power prediction (CARN, Vol. 34, Issue. 5)

Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance (OPSR, Vol. 40, Issue. 5)

Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance (SIGP, Vol. 41, Issue. 11)

A regulated transitive reduction (RTR) for longer memory race recording (CARN, Vol. 34, Issue. 5)

SlicK:slice-based locality exploitation for efficient redundant multithreading (CARN, Vol. 34, Issue. 5)