NDLI: NoC contention analysis using a branch-and-prune algorithm

Please wait, while we are loading the content...

Issue 5s(Special Issue on Risk and Trust in Embedded Critical Systems, Special Issue on Real-Time, Embedded and Cyber-Physical Systems, Special Issue on Virtual Prototyping of Parallel and Embedded Systems (ViPES)), November 2014

Issue 4(Regular Papers), November 2014

Issue 4s(Special Issue on Real-Time and Embedded Technology and Applications, Domain-Specific Multicore Computing, Cross-Layer Dependable Embedded Systems, and Application of Concurrency to System Design (ACSD'13)), July 2014

Issue 3s(Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers), March 2014

UWB microwave imaging for breast cancer detection: Many-core, GPU, or FPGA?

Editorial: Special Section on ESTIMedia'13

Energy optimization for real-time multiprocessor system-on-chip with optimal DVFS and DPM combination

Post-silicon platform for the functional diagnosis and debug of networks-on-chip

NoC contention analysis using a branch-and-prune algorithm

HARP: Harnessing inactive threads in many-core processors

NoC-based fault-tolerant cache design in chip multiprocessors

METEOR: Hybrid photonic ring-mesh network-on-chip for multicore architectures

Exploiting replication to improve performances of NUCA-based CMP systems

Editorial: Embedded systems -- more than methodology

Editorial: Special issue on design challenges for many-core processors

Towards a scalable, low-power all-optical architecture for networks-on-chip

HARS: A hardware-assisted runtime software for embedded many-core architectures

On-chip traffic regulation to reduce coherence protocol cost on a microthreaded many-core architecture with distributed caches

ForEVeR: A complementary formal and runtime verification approach to correct NoC functionality

Ultra-low-power adder stage design for exascale floating point units

Yield-enhancement schemes for multicore processor and memory stacked 3D ICs

Tomahawk: Parallelism and heterogeneity in communications signal processing MPSoCs

PAIS: Parallelism-aware interconnect scheduling in multicores

Issue 2s(Special Section ESFH'12, ESTIMedia'11 and Regular Papers), January 2014

Issue 3, December 2013

Issue 1s(Special Section on ESTIMedia'10), November 2013

Issue 2(Special issue on application-specific processors), September 2013

Issue 1, August 2013

ACM Transactions on Embedded Computing Systems (TECS) : Volume 12

ACM Transactions on Embedded Computing Systems (TECS) : Volume 11

ACM Transactions on Embedded Computing Systems (TECS) : Volume 11S

ACM Transactions on Embedded Computing Systems (TECS) : Volume 10

ACM Transactions on Embedded Computing Systems (TECS) : Volume 9

ACM Transactions on Embedded Computing Systems (TECS) : Volume 8

ACM Transactions on Embedded Computing Systems (TECS) : Volume 7

ACM Transactions on Embedded Computing Systems (TECS) : Volume 6

ACM Transactions on Embedded Computing Systems (TECS) : Volume 5

ACM Transactions on Embedded Computing Systems (TECS) : Volume 4

ACM Transactions on Embedded Computing Systems (TECS) : Volume 3

ACM Transactions on Embedded Computing Systems (TECS) : Volume 2

ACM Transactions on Embedded Computing Systems (TECS) : Volume 1

NoC contention analysis using a branch-and-prune algorithm

Content Provider	ACM Digital Library
Author	Nikoli'c, Borislav Petters, Stefan M. Dasari, Dakshina N'elis, Vincent
Copyright Year	2014
Abstract	“Many-core” systems based on a Network-on-Chip (NoC) architecture offer various opportunities in terms of performance and computing capabilities, but at the same time they pose many challenges for the deployment of real-time systems, which must fulfill specific timing requirements at runtime. It is therefore essential to identify, at design time, the parameters that have an impact on the execution time of the tasks deployed on these systems and the upper bounds on the other key parameters. The focus of this work is to determine an upper bound on the traversal time of a packet when it is transmitted over the NoC infrastructure. Towards this aim, we first identify and explore some limitations in the existing recursive-calculus-based approaches to compute the Worst-Case Traversal Time (WCTT) of a packet. Then, we extend the existing model by integrating the characteristics of the tasks that generate the packets. For this extended model, we propose an algorithm called “Branch and Prune” (BP). Our proposed method provides tighter and safe estimates than the existing recursive-calculus-based approaches. Finally, we introduce a more general approach, namely “Branch, Prune and Collapse” (BPC) which offers a configurable parameter that provides a flexible trade-off between the computational complexity and the tightness of the computed estimate. The recursive-calculus methods and BP present two special cases of BPC when a trade-off parameter is 1 or ∞, respectively. Through simulations, we analyze this trade-off, reason about the implications of certain choices, and also provide some case studies to observe the impact of task parameters on the WCTT estimates.
Starting Page	1
Ending Page	26
Page Count	26
File Format	PDF
ISSN	15399087
e-ISSN	15583465
DOI	10.1145/2567937
Volume Number	13
Issue Number	3s
Journal	ACM Transactions on Embedded Computing Systems (TECS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-03-28
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Many-core systems Network-on-chip Real-time systems Wormhole routing
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modeling and Analyzing Dataflow Applications on NoC-Based Many-Core Architectures

Maintaining real-time application timing similarity for defect-tolerant NoC-based many-core systems

KTS: a real-time mapping algorithm for NoC-based many-cores

A Wormhole NoC Protocol for Mixed Criticality Systems

TornadoNoC: A lightweight and scalable on-chip network architecture for the many-core era

Improving performance of multi-core NUCA coherent systems using NoC-assisted mechanisms

Routing Algorithms for NoC Architecture: A Relative Analysis

Using Wormhole Switching for Networks on Chip: Feasibility Analysis

An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures

NoC contention analysis using a branch-and-prune algorithm

Similar Documents

Modeling and Analyzing Dataflow Applications on NoC-Based Many-Core Architectures

Maintaining real-time application timing similarity for defect-tolerant NoC-based many-core systems

KTS: a real-time mapping algorithm for NoC-based many-cores

A Wormhole NoC Protocol for Mixed Criticality Systems

TornadoNoC: A lightweight and scalable on-chip network architecture for the many-core era

Improving performance of multi-core NUCA coherent systems using NoC-assisted mechanisms

Routing Algorithms for NoC Architecture: A Relative Analysis

Using Wormhole Switching for Networks on Chip: Feasibility Analysis

An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures

NoC contention analysis using a branch-and-prune algorithm