NDLI: Modular Switched Multiported SRAM-Based Memories

Please wait, while we are loading the content...

Modular Switched Multiported SRAM-Based Memories

Content Provider	ACM Digital Library
Author	Lemieux, Guy G. F. Abdelhadi, Ameer M. S.
Copyright Year	2016
Abstract	Multiported RAMs are essential for high-performance parallel computation systems. VLIW and vector processors, CGRAs, DSPs, CMPs, and other processing systems often rely upon multiported memories for parallel access. Although memories with a large number of read and write ports are important, their high implementation cost means that they are used sparingly. As a result, FPGA vendors only provide dual-ported block RAMs (BRAMs) to handle the majority of usage patterns. Furthermore, recent attempts to create FPGA-based multiported memories suffer from low storage utilization. Whereas most approaches provide simple unidirectional ports with a fixed read or write, others propose true bidirectional ports where each port dynamically switches read and write. True RAM ports are useful for systems with transceivers and provide high RAM flexibility; however, this flexibility incurs high BRAM consumption. In this article, a novel, modular, and BRAM-based switched multiported RAM architecture is proposed. In addition to unidirectional ports with fixed read/write, this switched architecture allows a group of write ports to switch with another group of read ports dynamically, hence altering the number of active ports. The proposed switched-ports architecture is less flexible than a true-multiported RAM where each port is switched individually. Nevertheless, switched memories can dramatically reduce BRAM consumption compared to true ports for systems with alternating port requirements. Previous live-value-table (LVT) and XOR approaches are merged and optimized into a generalized and modular structure that we call an invalidation-based live-value-table (I-LVT). Like a regular LVT, the I-LVT determines the correct bank to read from, but it differs in how updates to the table are made; the LVT approach requires multiple write ports, often leading to an area-intensive register-based implementation, whereas the XOR approach suffers from excessive storage overhead since wider memories are required to accommodate the XOR-ed data. Two specific I-LVT implementations are proposed and evaluated: binary and thermometer coding. The I-LVT approach is especially suitable for deep memories because the table is implemented only in SRAM cells. The I-LVT method gives higher performance while occupying fewer BRAMs than earlier approaches: for several configurations, BRAM usage is reduced by greater than 44% and clock speed is improved by greater than 76%. The I-LVT can be used with fixed ports, true ports, or the proposed switched ports architectures. Formal proofs for the suggested methods, resources consumption analysis, usage guidelines, and analytic comparison to other methods are provided. A fully parameterized Verilog implementation is released as an open source library. The library has been extensively tested using Altera’s EDA tools.
Starting Page	1
Ending Page	26
Page Count	26
File Format	PDF
ISSN	19367406
e-ISSN	19367414
DOI	10.1145/2851506
Volume Number	9
Issue Number	3
Journal	ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-07-14
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Embedded memory Block RAM Cache memory Multiported memory Parallel memory access Programmable memory Register file Shared memory
Content Type	Text
Resource Type	Article
Subject	Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modular multi-ported SRAM-based memories

Efficient TCAM Design Based on Multipumping-Enabled Multiported SRAM on FPGA

Modular Multi-ported SRAM-based Memories

Area Efficient ROM-Embedded SRAM Cache

BFXM:a parallel file system model based on the mechanism of distributed shared memory

Energy-Efficient eDRAM-Based On-Chip Storage Architecture for GPGPUs

7a-5 a coherent hybrid sram and stt-ram l1 cache architecture for shared memory multicores.

Shared Cache for Multiple-Stream Computer Systems

Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture

Modular Switched Multiported SRAM-Based Memories

Similar Documents

Modular multi-ported SRAM-based memories

Efficient TCAM Design Based on Multipumping-Enabled Multiported SRAM on FPGA

Modular Multi-ported SRAM-based Memories

Area Efficient ROM-Embedded SRAM Cache

BFXM:a parallel file system model based on the mechanism of distributed shared memory

Energy-Efficient eDRAM-Based On-Chip Storage Architecture for GPGPUs

7a-5 a coherent hybrid sram and stt-ram l1 cache architecture for shared memory multicores.

Shared Cache for Multiple-Stream Computer Systems

Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture

Modular Switched Multiported SRAM-Based Memories