NDLI: NUCA-L1: A Non-Uniform Access Latency Level-1 Cache Architecture for Multicores Operating at Near-Threshold Voltages

Please wait, while we are loading the content...

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 13

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 12

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 11

Issue 4, January 2015

Issue 3, October 2014

Preventing STT-RAM Last-Level Caches from Port Obstruction

Effective Transactional Memory Execution Management for Improved Concurrency

Efficient Power Gating of SIMD Accelerators Through Dynamic Selective Devectorization in an HW/SW Codesigned Environment

FLARES: An Aging Aware Algorithm to Autonomously Adapt the Error Correction Capability in NAND Flash Memories

Automated Fine-Grained CPU Provisioning for Virtual Machines

An Evaluation of High-Level Mechanistic Core Models

NUCA-L1: A Non-Uniform Access Latency Level-1 Cache Architecture for Multicores Operating at Near-Threshold Voltages

Topology-Aware and Dependence-Aware Scheduling and Memory Allocation for Task-Parallel Languages

EFGR: An Enhanced Fine Granularity Refresh Feature for High-Performance DDR4 DRAM Devices

Exploiting Existing Comparators for Fine-Grained Low-Cost Error Detection

Hardware Fault Recovery for I/O Intensive Applications

Multiprogram Throughput Metrics: A Systematic Approach

Issue 2, June 2014

Issue 1, February 2014

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 10

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 9

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 8

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 7

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 6

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 5

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 4

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 3

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 2

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 1

NUCA-L1: A Non-Uniform Access Latency Level-1 Cache Architecture for Multicores Operating at Near-Threshold Voltages

Content Provider	ACM Digital Library
Author	Hijaz, Farrukh Khan, Omer
Copyright Year	2014
Abstract	Research has shown that operating in the near-threshold region is expected to provide up to 10× energy efficiency for future processors. However, reliable operation below a minimum voltage (Vccmin) cannot be guaranteed due to process variations. Because SRAM margins can easily be violated at near-threshold voltages, their bit-cell failure rates are expected to rise steeply. Multicore processors rely on fast private L1 caches to exploit data locality and achieve high performance. In the presence of high bit-cell fault rates, traditionally an L1 cache either sacrifices capacity or incurs additional latency to correct the faults. We observe that L1 cache sensitivity to hit latency offers a design trade-off between capacity and latency. When fault rate is high at extreme Vccmin, it is beneficial to recover L1 cache capacity, even if it comes at the cost of additional latency. However, at low fault rates, the additional constant latency to recover cache capacity degrades performance. With this trade-off in mind, we propose a Non-Uniform Cache Access L1 architecture (NUCA-L1) that avoids additional latency on accesses to fault-free cache lines. To mitigate the capacity bottleneck, it deploys a correction mechanism to recover capacity at the cost of additional latency. Using extensive simulations of a 64-core multicore, we demonstrate that at various bit-cell fault rates, our proposed private NUCA-L1 cache architecture performs better than state-of-the-art schemes, along with a significant reduction in energy consumption.
Starting Page	1
Ending Page	28
Page Count	28
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2631918
Volume Number	11
Issue Number	3
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-10-27
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	NTV
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Rethinking Last-Level Cache Management for Multicores Operating at Near-Threshold Voltages

VANUCA: Enabling Near-Threshold Voltage Operation in Large-Capacity Cache

A private level-1 cache architecture to exploit the latency and capacity tradeoffs in multicores operating at near-threshold voltages

Whirlpool:Improving Dynamic Cache Management with Static Data Classification (OPSR, Vol. 50, Issue. 2)

Coping with Parametric Variation at Near-Threshold Voltages

Revisiting LP-NUCA Energy Consumption: Cache Access Policies and Adaptive Block Dropping

An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches (2002)

An Adaptive, Non-Uniform Cache Structure for . . . (2002)

An adaptive migration–replication scheme (AMR) for shared cache in chip multiprocessors

NUCA-L1: A Non-Uniform Access Latency Level-1 Cache Architecture for Multicores Operating at Near-Threshold Voltages

Similar Documents

Rethinking Last-Level Cache Management for Multicores Operating at Near-Threshold Voltages

VANUCA: Enabling Near-Threshold Voltage Operation in Large-Capacity Cache

A private level-1 cache architecture to exploit the latency and capacity tradeoffs in multicores operating at near-threshold voltages

Whirlpool:Improving Dynamic Cache Management with Static Data Classification (OPSR, Vol. 50, Issue. 2)

Coping with Parametric Variation at Near-Threshold Voltages

Revisiting LP-NUCA Energy Consumption: Cache Access Policies and Adaptive Block Dropping

An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches (2002)

An Adaptive, Non-Uniform Cache Structure for . . . (2002)

An adaptive migration–replication scheme (AMR) for shared cache in chip multiprocessors

NUCA-L1: A Non-Uniform Access Latency Level-1 Cache Architecture for Multicores Operating at Near-Threshold Voltages