NDLI: An Evaluation of High-Level Mechanistic Core Models

Please wait, while we are loading the content...

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 13

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 12

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 11

Issue 4, January 2015

Issue 3, October 2014

Preventing STT-RAM Last-Level Caches from Port Obstruction

Effective Transactional Memory Execution Management for Improved Concurrency

Efficient Power Gating of SIMD Accelerators Through Dynamic Selective Devectorization in an HW/SW Codesigned Environment

FLARES: An Aging Aware Algorithm to Autonomously Adapt the Error Correction Capability in NAND Flash Memories

Automated Fine-Grained CPU Provisioning for Virtual Machines

An Evaluation of High-Level Mechanistic Core Models

NUCA-L1: A Non-Uniform Access Latency Level-1 Cache Architecture for Multicores Operating at Near-Threshold Voltages

Topology-Aware and Dependence-Aware Scheduling and Memory Allocation for Task-Parallel Languages

EFGR: An Enhanced Fine Granularity Refresh Feature for High-Performance DDR4 DRAM Devices

Exploiting Existing Comparators for Fine-Grained Low-Cost Error Detection

Hardware Fault Recovery for I/O Intensive Applications

Multiprogram Throughput Metrics: A Systematic Approach

Issue 2, June 2014

Issue 1, February 2014

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 10

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 9

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 8

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 7

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 6

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 5

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 4

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 3

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 2

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 1

An Evaluation of High-Level Mechanistic Core Models

Content Provider	ACM Digital Library
Author	Eyerman, Stijn Heirman, Wim Hur, Ibrahim Carlson, Trevor E. Eeckhout, Lieven
Copyright Year	2014
Abstract	Large core counts and complex cache hierarchies are increasing the burden placed on commonly used simulation and modeling techniques. Although analytical models provide fast results, they do not apply to complex, many-core shared-memory systems. In contrast, detailed cycle-level simulation can be accurate but also tends to be slow, which limits the number of configurations that can be evaluated. A middle ground is needed that provides for fast simulation of complex many-core processors while still providing accurate results. In this article, we explore, analyze, and compare the accuracy and simulation speed of high-abstraction core models as a potential solution to slow cycle-level simulation. We describe a number of enhancements to interval simulation to improve its accuracy while maintaining simulation speed. In addition, we introduce the instruction-window centric (IW-centric) core model, a new mechanistic core model that bridges the gap between interval simulation and cycle-accurate simulation by enabling high-speed simulations with higher levels of detail. We also show that using accurate core models like these are important for memory subsystem studies, and that simple, naive models, like a one-IPC core model, can lead to misleading and incorrect results and conclusions in practical design studies. Validation against real hardware shows good accuracy, with an average single-core error of 11.1% and a maximum of 18.8% for the IW-centric model with a 1.5× slowdown compared to interval simulation.
Starting Page	1
Ending Page	25
Page Count	25
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2629677
Volume Number	11
Issue Number	3
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-08-25
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Interval simulation Design space exploration Interval model Multicore processor Performance modeling
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Understanding fundamental design choices in single-ISA heterogeneous multicore architectures

Mechanistic Analytical Modeling of Superscalar In-Order Processor Performance

Demystifying multicore throughput metrics

High-Level Modeling and FPGA Prototyping of Produced Order Parallel Queue Processor Core

S4-1 abstract system-level models for early performance and power exploration.

BADCO: Behavioral Application-Dependent Superscalar Core Models

Power/Performance/Thermal Design-Space Exploration for Multicore Architectures

Host-Compiled Multicore System Simulation for Early Real-Time Performance Evaluation

Balancing Programmability and Silicon Efficiency of Heterogeneous Multicore Architectures

An Evaluation of High-Level Mechanistic Core Models

Similar Documents

Understanding fundamental design choices in single-ISA heterogeneous multicore architectures

Mechanistic Analytical Modeling of Superscalar In-Order Processor Performance

Demystifying multicore throughput metrics

High-Level Modeling and FPGA Prototyping of Produced Order Parallel Queue Processor Core

S4-1 abstract system-level models for early performance and power exploration.

BADCO: Behavioral Application-Dependent Superscalar Core Models

Power/Performance/Thermal Design-Space Exploration for Multicore Architectures

Host-Compiled Multicore System Simulation for Early Real-Time Performance Evaluation

Balancing Programmability and Silicon Efficiency of Heterogeneous Multicore Architectures

An Evaluation of High-Level Mechanistic Core Models