NDLI: Multiprogram Throughput Metrics: A Systematic Approach

Content Provider	ACM Digital Library
Author	Eyerman, Stijn Rogiest, Wouter Michaud, Pierre
Copyright Year	2014
Abstract	Running multiple programs on a processor aims at increasing the throughput of that processor. However, defining meaningful throughput metrics in a simulation environment is not as straightforward as reporting execution time. This has led to an ongoing debate on what forms a meaningful throughput metric for multiprogram workloads. We present a method to construct throughput metrics in a systematic way: we start by expressing assumptions on job size, job distribution, scheduling, and so forth that together define a theoretical throughput experiment. The throughput metric is then the average throughput of this experiment. Different assumptions lead to different metrics, so one should be aware of these assumptions when making conclusions based on results using a specific metric. Throughput metrics should always be defined from explicit assumptions, because this leads to a better understanding of the implications and limits of the results obtained with that metric. We elaborate multiple metrics based on different assumptions. In particular, we identify the assumptions that lead to the commonly used weighted speedup and harmonic mean of speedups. Our study clarifies that they are actual throughput metrics, which was recently questioned. We also propose some new throughput metrics, which cannot always be expressed as a closed formula. We use real experimental data to characterize metrics and show how they relate to each other.
Starting Page	1
Ending Page	26
Page Count	26
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2663346
Volume Number	11
Issue Number	3
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-10-27
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Multi-program workloads Multicore Simultaneous multithreading Throughput metrics
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

System-Level Performance Metrics for Multiprogram Workloads

High-performance throughput computing

Addressing thermal nonuniformity in SMT workloads

Performance Evaluation of Dynamic Speculative Multithreading with the Cascadia Architecture

Vector Coprocessor Virtualization for Simultaneous Multithreading

Memory-level parallelism aware fetch policies for simultaneous multithreading processors

Fairness enforcement in switch on event multithreading

Thread-Aware Adaptive Prefetcher on Multicore Systems: Improving the Performance for Multithreaded Workloads

Demystifying multicore throughput metrics

Multiprogram Throughput Metrics: A Systematic Approach

Similar Documents

System-Level Performance Metrics for Multiprogram Workloads

High-performance throughput computing

Addressing thermal nonuniformity in SMT workloads

Performance Evaluation of Dynamic Speculative Multithreading with the Cascadia Architecture

Vector Coprocessor Virtualization for Simultaneous Multithreading

Memory-level parallelism aware fetch policies for simultaneous multithreading processors

Fairness enforcement in switch on event multithreading

Thread-Aware Adaptive Prefetcher on Multicore Systems: Improving the Performance for Multithreaded Workloads

Demystifying multicore throughput metrics

Multiprogram Throughput Metrics: A Systematic Approach