NDLI: DAPSCO: Distance-aware partially shared cache organization

Content Provider	ACM Digital Library
Author	Fernández-pascual, Ricardo García-guirado, Antonio García, José M. Ros, Alberto
Copyright Year	2012
Abstract	Many-core tiled CMP proposals often assume a partially shared last level cache (LLC) since this provides a good compromise between access latency and cache utilization. In this paper, we propose a novel way to map memory addresses to LLC banks that takes into account the average distance between the banks and the tiles that access them. Contrary to traditional approaches, our mapping does not group the tiles in clusters within which all the cores access the same bank for the same addresses. Instead, two neighboring cores access different sets of banks minimizing the average distance travelled by the cache requests. Results for a 64-core CMP show that our proposal improves both execution time and the energy consumed by the network by 13% when compared to a traditional mapping. Moreover, our proposal comes at a negligible cost in terms of hardware and its benefits in both energy and execution time increase with the number of cores.
Starting Page	1
Ending Page	19
Page Count	19
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2086696.2086704
Volume Number	8
Issue Number	4
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-01-26
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Last-level cache Cache Distance to cache Power Static block mapping
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems

Performance-Energy Considerations for Shared Cache Management in a Heterogeneous Multicore Processor

WADE: Writeback-aware dynamic cache management for NVM-based main memory system

ABS: A low-cost adaptive controller for prefetching in a banked shared last-level cache

Multicopy Cache: A Highly Energy-Efficient Cache Architecture

Combining recency of information with selective random and a victim cache in last-level caches

Cache Friendliness-Aware Managementof Shared Last-Level Caches for HighPerformance Multi-Core Systems

Reliability-Aware Adaptations for Shared Last-Level Caches in Multi-Cores

A Software Cache Partitioning System for Hash-Based Caches

DAPSCO: Distance-aware partially shared cache organization

Similar Documents

Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems

Performance-Energy Considerations for Shared Cache Management in a Heterogeneous Multicore Processor

WADE: Writeback-aware dynamic cache management for NVM-based main memory system

ABS: A low-cost adaptive controller for prefetching in a banked shared last-level cache

Multicopy Cache: A Highly Energy-Efficient Cache Architecture

Combining recency of information with selective random and a victim cache in last-level caches

Cache Friendliness-Aware Managementof Shared Last-Level Caches for HighPerformance Multi-Core Systems

Reliability-Aware Adaptations for Shared Last-Level Caches in Multi-Cores

A Software Cache Partitioning System for Hash-Based Caches

DAPSCO: Distance-aware partially shared cache organization