NDLI: A Software Cache Partitioning System for Hash-Based Caches

Content Provider	ACM Digital Library
Author	Bartolini, Davide Basilio Scolari, Alberto Santambrogio, Marco Domenico
Copyright Year	2016
Description	Author Affiliation: Politecnico di Milano(Santambrogio, Marco Domenico; Politecnico di milano, Milan, Italy (Scolari, Alberto; Bartolini, Davide Basilio))
Abstract	Contention on the shared Last-Level Cache (LLC) can have a fundamental negative impact on the performance of applications executed on modern multicores. An interesting software approach to address LLC contention issues is based on page coloring, which is a software technique that attempts to achieve performance isolation by partitioning a shared cache through careful memory management. The key assumption of traditional page coloring is that the cache is physically addressed. However, recent multicore architectures (e.g., Intel Sandy Bridge and later) switched from a physical addressing scheme to a more complex scheme that involves a hash function. Traditional page coloring is ineffective on these recent architectures. In this article, we extend page coloring to work on these recent architectures by proposing a mechanism able to handle their hash-based LLC addressing scheme. Just as for traditional page coloring, the goal of this new mechanism is to deliver performance isolation by avoiding contention on the LLC, thus enabling predictable performance. We implement this mechanism in the Linux kernel, and evaluate it using several benchmarks from the SPEC CPU2006 and PARSEC 3.0 suites. Our results show that our solution is able to deliver performance isolation to concurrently running applications by enforcing partitioning of a Sandy Bridge LLC, which traditional page coloring techniques are not able to handle.
Starting Page	1
Ending Page	24
Page Count	24
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/3018113
Volume Number	13
Issue Number	4
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-12-16
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Hash-based cache Linux Last-level cache Operating system Page coloring
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems

Temporal-based multilevel correlating inclusive cache replacement

Combining recency of information with selective random and a victim cache in last-level caches

Lightweight dynamic partitioning for last-level cache of multicore processor on real system

WADE: Writeback-aware dynamic cache management for NVM-based main memory system

EECache: A Comprehensive Study on the Architectural Design for Energy-Efficient Last-Level Caches in Chip Multiprocessors

Preventing STT-RAM Last-Level Caches from Port Obstruction

Hash, Don't Cache (the Page Table)

Cache Friendliness-Aware Managementof Shared Last-Level Caches for HighPerformance Multi-Core Systems

A Software Cache Partitioning System for Hash-Based Caches

Similar Documents

Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems

Temporal-based multilevel correlating inclusive cache replacement

Combining recency of information with selective random and a victim cache in last-level caches

Lightweight dynamic partitioning for last-level cache of multicore processor on real system

WADE: Writeback-aware dynamic cache management for NVM-based main memory system

EECache: A Comprehensive Study on the Architectural Design for Energy-Efficient Last-Level Caches in Chip Multiprocessors

Preventing STT-RAM Last-Level Caches from Port Obstruction

Hash, Don't Cache (the Page Table)

Cache Friendliness-Aware Managementof Shared Last-Level Caches for HighPerformance Multi-Core Systems

A Software Cache Partitioning System for Hash-Based Caches