NDLI: On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments

Content Provider	ACM Digital Library
Author	Radojković, Petar Yehia, Sami Girbal, Sylvain Grasset, Arnaud Cazorla, Francisco J. Quiñones, Eduardo
Copyright Year	2012
Abstract	Commercial Off-The-Shelf (COTS) processors are now commonly used in real-time embedded systems. The characteristics of these processors fulfill system requirements in terms of time-to-market, low cost, and high performance-per-watt ratio. However, multithreaded (MT) processors are still not widely used in real-time systems because the timing analysis is too complex. In MT processors, simultaneously-running tasks share and compete for processor resources, so the timing analysis has to estimate the possible impact that the inter-task interferences have on the execution time of the applications. In this paper, we propose a method that quantifies the slowdown that simultaneously-running tasks may experience due to collision in shared processor resources. To that end, we designed benchmarks that stress specific processor resources and we used them to (1) estimate the upper limit of a slowdown that simultaneously-running tasks may experience because of collision in different shared processor resources, and (2) quantify the sensitivity of time-critical applications to collision in these resources. We used the presented method to determine if a given MT processor is a good candidate for systems with timing requirements. We also present a case study in which the method is used to analyze three multithreaded architectures exhibiting different configurations of resource sharing. Finally, we show that measuring the slowdown that real applications experience when simultaneously-running with resource-stressing benchmarks is an important step in measurement-based timing analysis. This information is a base for incremental verification of MT COTS architectures.
Starting Page	1
Ending Page	25
Page Count	25
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2086696.2086713
Volume Number	8
Issue Number	4
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-01-26
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Multithreaded COTS processors Resource-stressing benchmarks WCET Evaluation
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On the Evaluation of the Impact of Shared Resources in Multithreaded COTS Processors in Time-Critical Environments

34 On the Evaluation of the Impact of Shared Resources in Multithreaded COTS Processors in Time-Critical Environments

Extending the WCET Problem to Optimize for Runtime-Reconfigurable Processors

Fair CPU time accounting in CMP+SMT processors

Niagara: a 32-way multithreaded Sparc processor

Dynamic Shared SPM Reuse for Real-Time Multicore Embedded Systems

A Unified WCET analysis framework for multicore platforms

Timing Verification of Fault-Tolerant Chips for Safety-Critical Applications in Harsh Environments

A Compile-Time Optimization Method for WCET Reduction in Real-Time Embedded Systems through Block Formation

On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments

Similar Documents

On the Evaluation of the Impact of Shared Resources in Multithreaded COTS Processors in Time-Critical Environments

34 On the Evaluation of the Impact of Shared Resources in Multithreaded COTS Processors in Time-Critical Environments

Extending the WCET Problem to Optimize for Runtime-Reconfigurable Processors

Fair CPU time accounting in CMP+SMT processors

Niagara: a 32-way multithreaded Sparc processor

Dynamic Shared SPM Reuse for Real-Time Multicore Embedded Systems

A Unified WCET analysis framework for multicore platforms

Timing Verification of Fault-Tolerant Chips for Safety-Critical Applications in Harsh Environments

A Compile-Time Optimization Method for WCET Reduction in Real-Time Embedded Systems through Block Formation

On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments