NDLI: Performance Evaluation of NoC-Based Multicore Systems: From Traffic Analysis to NoC Latency Modeling

Content Provider	ACM Digital Library
Author	Marculescu, Radu Qian, Zhiliang Bogdan, Paul Tsui, Chi-Ying
Copyright Year	2016
Abstract	In this survey, we review several approaches for predicting performance of Network-on-Chip (NoC)-based multicore systems, starting from the traffic models to the complex NoC models for latency evaluation. We first review typical traffic models to represent the application workloads in NoC. Specifically, we review Markovian and non-Markovian (e.g., self-similar or long-range memory-dependent) traffic models and discuss their applications on multicore platform design. Then, we review the analytical techniques to predict NoC performance under given input traffic. We investigate analytical models for average as well as maximum delay evaluation. We also review the developments and design challenges of NoC simulators. One interesting research direction in NoC performance evaluation consists of combining simulation and analytical models in order to exploit their advantages together. Toward this end, we discuss several newly proposed approaches that use hardware-based or learning-based techniques. Finally, we summarize several open problems and our perspective to address these challenges.
Starting Page	1
Ending Page	38
Page Count	38
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/2870633
Volume Number	21
Issue Number	3
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-05-11
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Performance evaluation Analytical model Average and maximum delay Network-on-chips (NoCs) Simulation Traffic models
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance evaluation of multicore systems: From traffic analysis to latency predictions (Embedded tutorial)

Locality-Aware Network Utilization Balancing in NoCs

An Analytical Approach for Network-on-Chip Performance Analysis

Heuristics-Aided Tightness Evaluation of Analytical Bounds in Networks-on-Chip

On-Chip Network-Enabled Multicore Platforms Targeting Maximum Likelihood Phylogeny Reconstruction

Integrated Coherence Prediction: Towards Efficient Cache Coherence on NoC-Based Multicore Architectures

Least Upper Delay Bound for VBR Flows in Networks-on-Chip with Virtual Channels

Performance evaluation of mesh-based NoCs: Implementation of a new architecture and routing algorithm

A Support Vector Regression (SVR)-Based Latency Model for Network-on-Chip (NoC) Architectures

Performance Evaluation of NoC-Based Multicore Systems: From Traffic Analysis to NoC Latency Modeling

Similar Documents

Performance evaluation of multicore systems: From traffic analysis to latency predictions (Embedded tutorial)

Locality-Aware Network Utilization Balancing in NoCs

An Analytical Approach for Network-on-Chip Performance Analysis

Heuristics-Aided Tightness Evaluation of Analytical Bounds in Networks-on-Chip

On-Chip Network-Enabled Multicore Platforms Targeting Maximum Likelihood Phylogeny Reconstruction

Integrated Coherence Prediction: Towards Efficient Cache Coherence on NoC-Based Multicore Architectures

Least Upper Delay Bound for VBR Flows in Networks-on-Chip with Virtual Channels

Performance evaluation of mesh-based NoCs: Implementation of a new architecture and routing algorithm

A Support Vector Regression (SVR)-Based Latency Model for Network-on-Chip (NoC) Architectures

Performance Evaluation of NoC-Based Multicore Systems: From Traffic Analysis to NoC Latency Modeling