NDLI: Locality-Aware Network Utilization Balancing in NoCs

Content Provider	ACM Digital Library
Author	Taskin, Baris More, Ankit
Copyright Year	2015
Abstract	Hierarchical and multi-network networks-on-chip (NoCs) have been proposed in the literature to improve the energy- and performance-efficient scalability of the traditional flat-mesh NoC architecture. Theoretically, based on a small-world network-based analysis, traditional hierarchical NoCs are expected to provide good scalability. However, the traditional theoretical analysis (e.g. for small-worldness) does not take into account the congestion phenomenon experienced in such networks. Counterintuitively, as shown in this work, breaking the hierarchy in traditional hierarchical NoCs and utilizing the proposed locality-aware network utilization (NU) balancing technique performs better. This improvement in performance is observed through experimental analysis, which is contrasted with the theoretical analysis that does not account for congestion. In addition to the novelties for hierarchical networks, the application of the proposed locality-aware NU balancing scheme is extended to multi-network NoC topologies (with already separated networks). Results of the analysis show the superiority of applying the locality-aware NU balancing technique for a throughput and energy-efficient scaling of the multi-network NoC architectures, much like those of the hierarchical NoCs. For instance, for a NoC with 1024 nodes, the proposed NU balancing technique provides up to 95% higher throughput efficiency and consumes up to 29% less energy per flit compared to the best NoC topology without the NU balancing technique. The analysis also helps to render the choice of a NoC topology for traffic patterns varying in locality and nonlocality on exascale computing CMPs.
Starting Page	1
Ending Page	26
Page Count	26
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/2743012
Volume Number	21
Issue Number	1
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-12-02
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Network-on-chip (NoC) Hierarchical networks Network utilization balancing
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Path Selection for Real-Time Communication on Priority-Aware NoCs

A Locality-Aware Hybrid NoC Configuration Algorithm Utilizing the Communication Volume among IP Cores

Optimized 3D Network-on-Chip Design Using Simulated Allocation

Energy- and performance-aware mapping for regular NoC architectures

CALM: Contention-Aware Latency-Minimal Application Mapping for Flattened Butterfly On-Chip Networks

Asynchronous Bypass Channels for Multi-Synchronous NoCs: A Router Microarchitecture, Topology, and Routing Algorithm

Least Upper Delay Bound for VBR Flows in Networks-on-Chip with Virtual Channels

Design Space Exploration for Wireless NoCs Incorporating Irregular Network Routing

A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel

Locality-Aware Network Utilization Balancing in NoCs

Similar Documents

Path Selection for Real-Time Communication on Priority-Aware NoCs

A Locality-Aware Hybrid NoC Configuration Algorithm Utilizing the Communication Volume among IP Cores

Optimized 3D Network-on-Chip Design Using Simulated Allocation

Energy- and performance-aware mapping for regular NoC architectures

CALM: Contention-Aware Latency-Minimal Application Mapping for Flattened Butterfly On-Chip Networks

Asynchronous Bypass Channels for Multi-Synchronous NoCs: A Router Microarchitecture, Topology, and Routing Algorithm

Least Upper Delay Bound for VBR Flows in Networks-on-Chip with Virtual Channels

Design Space Exploration for Wireless NoCs Incorporating Irregular Network Routing

A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel

Locality-Aware Network Utilization Balancing in NoCs