NDLI: Heuristics-Aided Tightness Evaluation of Analytical Bounds in Networks-on-Chip

Content Provider	IEEE Xplore Digital Library
Author	Xueqian Zhao Zhonghai Lu
Copyright Year	1982
Abstract	Studying the tightness of analytical delay and backlog bounds is critical for network-on-chip designs, since formal analysis predicts the boundary of communication delay and buffer dimensioning. However, this evaluation process is often a tedious, time-consuming, and manual simulation process whereas many simulation parameters have to be configured before the simulations run. We formulate the tightness evaluation as constrained optimization problems for delay bound and backlog bounds, respectively. The well-defined problems enable a fully automated configuration searching process, which can be guided by a heuristic algorithm with cycle-accurate simulations integrated. This is a fully automated procedure and thus provides a promising path to automatic design space exploration in similar contexts. Experimental results over various topologies and traffic patterns indicate that our method is effective in finding the configuration for best tightness up to 98%, even when up to 50 parameters are configured in a multidimensional discrete search space under complex constraints.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	986
Ending Page	999
Page Count	14
File Size	2107050
File Format	PDF
ISSN	02780070
Volume Number	34
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delays Calculus Analytical models Optimization Search problems Resource management Nickel Network-on-Chip Tightness evaluation Delay bound Backlog bound Network Calculus tightness evaluation delay bound network calculus (NC) network-on-chip (NoC)
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Validating Delay Bounds in Networks on Chip: Tightness and Pitfalls

Backlog Bounds Analysis of Different On-chip Cache Coherence Policies: A Network Calculus-Based Approch

Least Upper Delay Bound for VBR Flows in Networks-on-Chip with Virtual Channels

Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks

Optimizing the NoC Slack Through Voltage and Frequency Scaling in Hard Real-Time Embedded Systems

Mathematical performance evaluation of mesh Network-on-Chip for VBR flow

Analytical performance analysis of mesh network-on-chip based on network calculus

Compiler-directed application mapping for NoC based chip multiprocessors

Empowering study of delay bound tightness with simulated annealing

Heuristics-Aided Tightness Evaluation of Analytical Bounds in Networks-on-Chip

Similar Documents

Validating Delay Bounds in Networks on Chip: Tightness and Pitfalls

Backlog Bounds Analysis of Different On-chip Cache Coherence Policies: A Network Calculus-Based Approch

Least Upper Delay Bound for VBR Flows in Networks-on-Chip with Virtual Channels

Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks

Optimizing the NoC Slack Through Voltage and Frequency Scaling in Hard Real-Time Embedded Systems

Mathematical performance evaluation of mesh Network-on-Chip for VBR flow

Analytical performance analysis of mesh network-on-chip based on network calculus

Compiler-directed application mapping for NoC based chip multiprocessors

Empowering study of delay bound tightness with simulated annealing

Heuristics-Aided Tightness Evaluation of Analytical Bounds in Networks-on-Chip