NDLI: Code obfuscation using very long identifiers for FFT motion estimation models in embedded processors

Content Provider	Springer Nature Link
Author	Meyer Baese, Uwe Meyer Baese, Anke González, Diego Botella, Guillermo García, Carlos Prieto Matías, Manuel
Copyright Year	2014
Abstract	Motion estimation is extensively used in multimedia tasks, video coding standards and home consumer devices, appearing in many FFT-based motion algorithms. On other hand, the intellectual properties of embedded microprocessor systems are typically delivered on HDL and C source code levels. Obfuscating the code is most often the only way to protect and avoid reverse engineering. This paper presents an evaluation of operations widely used in motion estimation for an embedded microprocessor for protection purposes. A set of open source obfuscation tools has been developed that allows the use of very long and hard-to-read identifiers. The implementation of comment methods also allows for the addition of copyright and limited warranty information. The obfuscated code with identifiers of up to 2,048 characters in length is tested for Altera’s and Xilinx’s field programmable gate arrays for a typical HDL example. Compiler penalties as well as FFT runtime results are reported.
Starting Page	817
Ending Page	827
Page Count	11
File Format	PDF
ISSN	18618200
Journal	Journal of Real-Time Image Processing
Volume Number	11
Issue Number	4
e-ISSN	18618219
Language	English
Publisher	Springer Berlin Heidelberg
Publisher Date	2014-04-16
Publisher Place	Berlin, Heidelberg
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Motion estimation Block-matching algorithm FFT PSNR Obfuscation HDL C-compiler FPGA NIOS II Embedded processor Image Processing and Computer Vision Multimedia Information Systems Computer Graphics Pattern Recognition Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Information Systems

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A real-time motion estimation FPGA architecture

A Low Cost Matching Motion Estimation Sensor Based on the NIOS II Microprocessor

A fast VLSI architecture of a hierarchical block matching algorithm for motion estimation

Real-time motion estimation for image and video processing applications

An efficient multi-layer reference frame motion estimation for video coding

FPGA-Based Acceleration of Block Matching Motion Estimation Techniques

Flexible VLIW processor based on FPGA for efficient embedded real-time image processing

Erratum to: A fast VLSI architecture of a hierarchical block matching algorithm for motion estimation

Estimation of motion vector parameter using hexagon-diamond search algorithm

Code obfuscation using very long identifiers for FFT motion estimation models in embedded processors

Similar Documents

A real-time motion estimation FPGA architecture

A Low Cost Matching Motion Estimation Sensor Based on the NIOS II Microprocessor

A fast VLSI architecture of a hierarchical block matching algorithm for motion estimation

Real-time motion estimation for image and video processing applications

An efficient multi-layer reference frame motion estimation for video coding

FPGA-Based Acceleration of Block Matching Motion Estimation Techniques

Flexible VLIW processor based on FPGA for efficient embedded real-time image processing

Erratum to: A fast VLSI architecture of a hierarchical block matching algorithm for motion estimation

Estimation of motion vector parameter using hexagon-diamond search algorithm

Code obfuscation using very long identifiers for FFT motion estimation models in embedded processors