NDLI: Flexible VLIW processor based on FPGA for efficient embedded real-time image processing

Content Provider	Springer Nature Link
Author	Brost, Vincent Yang, Fan Meunier, Charles
Copyright Year	2013
Abstract	Modern field programmable gate array (FPGA) chips, with their larger memory capacity and reconfigurability potential, are opening new frontiers in rapid prototyping of embedded systems. With the advent of high-density FPGAs, it is now possible to implement a high-performance VLIW (very long instruction word) processor core in an FPGA. With VLIW architecture, the processor effectiveness depends on the ability of compilers to provide sufficient ILP (instruction-level parallelism) from program code. This paper describes research result about enabling the VLIW processor model for real-time processing applications by exploiting FPGA technology. Our goals are to keep the flexibility of processors to shorten the development cycle, and to use the powerful FPGA resources to increase real-time performance. We present a flexible VLIW VHDL processor model with a variable instruction set and a customizable architecture which allows exploiting intrinsic parallelism of a target application using advanced compiler technology and implementing it in an optimal manner on FPGA. Some common algorithms of image processing were tested and validated using the proposed development cycle. We also realized the rapid prototyping of embedded contactless palmprint extraction on an FPGA Virtex-6 based board for a biometric application and obtained a processing time of 145.6 ms per image. Our approach applies some criteria for co-design tools: flexibility, modularity, performance, and reusability.
Starting Page	47
Ending Page	59
Page Count	13
File Format	PDF
ISSN	18618200
Journal	Journal of Real-Time Image Processing
Volume Number	9
Issue Number	1
e-ISSN	18618219
Language	English
Publisher	Springer Berlin Heidelberg
Publisher Date	2013-01-17
Publisher Place	Berlin, Heidelberg
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Rapid prototyping System design VLIW processor FPGA Real-time image processing Biometric system Image Processing and Computer Vision Multimedia Information Systems Computer Graphics Pattern Recognition Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Information Systems

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Real-time human action recognition on an embedded, reconfigurable video processing architecture

Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: a case study oriented to biometric recognition applications

Embedded and real-time architecture for bio-inspired vision-based robot navigation

A real-time multi-camera vision system for UAV collision warning and navigation

FPGA–DSP co-processing for feature tracking in smart video sensors

A real-time motion estimation FPGA architecture

Fast buffering for FPGA implementation of vision-based object recognition systems

Flexible VLIW processor based on FPGA for real-time image processing

Real-time compression architecture for efficient coding in autostereoscopic displays

Flexible VLIW processor based on FPGA for efficient embedded real-time image processing

Similar Documents

Real-time human action recognition on an embedded, reconfigurable video processing architecture

Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: a case study oriented to biometric recognition applications

Embedded and real-time architecture for bio-inspired vision-based robot navigation

A real-time multi-camera vision system for UAV collision warning and navigation

FPGA–DSP co-processing for feature tracking in smart video sensors

A real-time motion estimation FPGA architecture

Fast buffering for FPGA implementation of vision-based object recognition systems

Flexible VLIW processor based on FPGA for real-time image processing

Real-time compression architecture for efficient coding in autostereoscopic displays

Flexible VLIW processor based on FPGA for efficient embedded real-time image processing