NDLI: Symbolic Time Series Analysis of Temporal Gait Dynamics

Content Provider	Springer Nature Link
Author	Abbasi, Anees Qumar Loun, Wajid Aziz
Copyright Year	2013
Abstract	Signals obtained from biological systems exhibit pronounced complexity. The patterns of change contain valuable information about the dynamics of underlying control mechanism of the complex biological systems. Human gait is a complex process with multiple inputs and numerous outputs. Various complexity analysis tools have been proposed to extract information from human gait time series. In this study, we used recently developed threshold based symbolic entropy to compare the spontaneous output of the human locomotors system during constrained and metronomically paced walking protocols. For that purpose, stride interval time series of healthy subjects who walked for 1 h at normal, slow and fast rates under different conditions was transformed into symbol sequences. Normalized corrected Shannon entropy (NCSE) was computed from the symbol sequences of the stride interval time series. The findings indicated that the unprompted output of human locomotors system is more complex during unconstrained normal walking as compared with slow, fast or metronomically paced walking.
Starting Page	417
Ending Page	422
Page Count	6
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	74
Issue Number	3
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2013-08-08
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Gait dynamics Locomotors systems Shannon entropy Stride interval Symbolic entropy Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Symbolic Mapping of Loop Programs onto Processor Arrays

High-bandwidth Address Generation Unit

Image Segmentation Using Excess Entropy

Configurable Data Memory for Multimedia Processing

Multimedia Execution Hardware Accelerator

CORDIC Processor for Variable-Precision Interval Arithmetic

A Maximum Entropy Approach for Collaborative Filtering

Hardware/Software Codesign from the RASSP Perspective

Stride Permutation Networks for Array Processors

Symbolic Time Series Analysis of Temporal Gait Dynamics

Similar Documents

Symbolic Mapping of Loop Programs onto Processor Arrays

High-bandwidth Address Generation Unit

Image Segmentation Using Excess Entropy

Configurable Data Memory for Multimedia Processing

Multimedia Execution Hardware Accelerator

CORDIC Processor for Variable-Precision Interval Arithmetic

A Maximum Entropy Approach for Collaborative Filtering

Hardware/Software Codesign from the RASSP Perspective

Stride Permutation Networks for Array Processors

Symbolic Time Series Analysis of Temporal Gait Dynamics