NDLI: Multimedia Execution Hardware Accelerator

Content Provider	Springer Nature Link
Author	Hakkennes, Edwin Vassiliadis, Stamatis
Copyright Year	2001
Abstract	In this paper we show that some expressions frequently used in multimedia applications can be formulated as a general add-multiply-add operation. We further show a hardwired implementation of the Add-Multiply-Add instruction which is no more complex than the multiplier implementation. Furthermore we show that two frequently motion estimation operations, the Sum and Mean of Absolute Differences, can be implemented in hardware requiring also approximately the same cycle time as the multiplication. We also show that our approach can be extended easily to provide the computation of the Sum and Mean of Absolute Difference of a 16×16 pixel block in no more than four machine cycles. Additionally we propose a codec hardwired mechanism for the Paeth predictor used in the Portable Network Standard (PNG) that requires at most two general purpose ALU cycles. We extend the paeth unit to include the median, maximum and minimum operations on three inputs with no additional cycle time and we also extend the Add-Multiply-Add unit to include the mean of three numbers. Finally we propose a multimedia hardware accelerator to accommodate all the proposed operations. The proposed unit is an extension of the multiply pipeline with ALU extensions with no extra stages added. The unit operates on 32 instructions in total.
Starting Page	221
Ending Page	234
Page Count	14
File Format	PDF
ISSN	09225773
Journal	Journal of Signal Processing Systems
Volume Number	28
Issue Number	3
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	2001-07-01
Publisher Place	Boston
Access Restriction	Subscribed
Subject Keyword	Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Signal Processing Information Systems Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Algorithm-Hardware-System Approach to VLIW Multimedia Processors

Multimedia Corpus of In-Car Speech Communication

Architecture Concepts for Multimedia Signal Processing

Aggressive Dynamic Execution of Decoded Traces

Adaptive Streaming of Layer-Encoded Multimedia Presentations

Interoperable Protection for Digital Multimedia Content

Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications

Multimedia Signal Processors: An Architectural Platform with Algorithmic Compilation

Hardware/Software Codesign from the RASSP Perspective

Multimedia Execution Hardware Accelerator

Similar Documents

An Algorithm-Hardware-System Approach to VLIW Multimedia Processors

Multimedia Corpus of In-Car Speech Communication

Architecture Concepts for Multimedia Signal Processing

Aggressive Dynamic Execution of Decoded Traces

Adaptive Streaming of Layer-Encoded Multimedia Presentations

Interoperable Protection for Digital Multimedia Content

Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications

Multimedia Signal Processors: An Architectural Platform with Algorithmic Compilation

Hardware/Software Codesign from the RASSP Perspective

Multimedia Execution Hardware Accelerator