NDLI: Bounds on FSM Switching Activity

Content Provider	Springer Nature Link
Author	Athanasopoulou, Eleftheria Hadjicostis, Christoforos N.
Copyright Year	2008
Abstract	This paper obtains lower and upper bounds for the switching activity on the state lines of a finite state machine (FSM) that is driven by typical input sequences. More specifically, the paper provides bounds on the average Hamming distance which is in turn proportional to the switching activity and the overall power dissipation in the system. By introducing the concepts of a distance matrix and a weight matrix, and by exploiting the symmetry of the distance matrix, we are able to obtain bounds that are provably tighter than existing bounds and, as demonstrated by our experimental results, they can offer significant improvements in many cases of interest. Since our bounds are independent of the state assignment and the actual implementation, they can be used at an early stage of the FSM design to indicate the largest/smallest possible power consumption.
Starting Page	411
Ending Page	418
Page Count	8
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	53
Issue Number	3
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2008-06-14
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Switching activity Low power design State assignment Hamming distance Markov models Computer Imaging, Vision, Pattern Recognition and Graphics Pattern Recognition Image Processing and Computer Vision Electronic and Computer Engineering Circuits and Systems Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Switching Activity Minimization in Iterative LDPC Decoders

Fast Likelihood Computation in Speech Recognition using Matrices

Energy-Aware Loop Scheduling and Assignment for Multi-Core, Multi-Functional-Unit Architecture

Signal Assignment Model for the Memory Management of Multidimensional Signal Processing Applications

Multi-core DSP-based Vector Set Bits Counters/Comparators

Feature Fusion Applied to Missing Data ASR with the Combination of Recognizers

Structural Bayesian Linear Regression for Hidden Markov Models

A Low-Energy Wide SIMD Architecture with Explicit Datapath

Efficient Generalized Minimum-distance Decoders of Reed-Solomon Codes

Bounds on FSM Switching Activity

Similar Documents

Switching Activity Minimization in Iterative LDPC Decoders

Fast Likelihood Computation in Speech Recognition using Matrices

Energy-Aware Loop Scheduling and Assignment for Multi-Core, Multi-Functional-Unit Architecture

Signal Assignment Model for the Memory Management of Multidimensional Signal Processing Applications

Multi-core DSP-based Vector Set Bits Counters/Comparators

Feature Fusion Applied to Missing Data ASR with the Combination of Recognizers

Structural Bayesian Linear Regression for Hidden Markov Models

A Low-Energy Wide SIMD Architecture with Explicit Datapath

Efficient Generalized Minimum-distance Decoders of Reed-Solomon Codes

Bounds on FSM Switching Activity