NDLI: Automated Design Space Exploration for DSP Applications

Content Provider	Springer Nature Link
Author	Hourani, Ramsey Jenkal, Ravi Davis, W. Rhett Alexander, Winser
Copyright Year	2008
Abstract	We present a performance analysis framework that efficiently generates and analyzes hardware designs for computationally intensive signal processing applications. Our framework synthesizes designs from a high level of abstraction into well-constructed and recognizable hardware structures that perform well in terms of area, throughput and power dissipation. Cost functions provided by our framework allow the user to reduce the design space to a set of efficient hardware implementations that meet performance constraints. We utilize our framework to estimate hardware performance using a set of pre-synthesized mathematical cores which expedites the synthesis process by approximately 14 fold. This reduces the architectural generation and hardware synthesis process from days to several hours for complex designs. Our work aims at performing hardware optimizations at the architectural and arithmetic levels, relieving the user from manually describing the designs at the register transfer level and iteratively varying the hardware structures. We illustrate the efficiency and accuracy of our framework by generating finite impulse response filter structures used in several signal processing applications such as adaptive equalizers and quadrature mirror filters. The results show that hardware filter structures generated by our framework can achieve, on average, a 3 fold increase in power efficiency when compared to manually constructed designs.
Starting Page	199
Ending Page	216
Page Count	18
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	56
Issue Number	2-3
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2008-05-30
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Hardware design VLSI Synthesis RTL Area Throughput Power dissipation DSP FIR filter Computer Imaging, Vision, Pattern Recognition and Graphics Pattern Recognition Image Processing and Computer Vision Electrical Engineering Circuits and Systems Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits

A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000

Latest Advances on Design and Implementation of DSP Systems

Memory Access Optimized VLSI for 5000-Word Continuous Speech Recognition

Exploration and Rapid Prototyping of DSP Applications using SystemC Behavioral Simulation and High-level Synthesis

POWER-Area-Performance Characteristics of FPGA-based Sigma-Delta FIR Filters

Word-Length Aware DSP Hardware Design Flow Based on High-Level Synthesis

A VLSI 8 × 8 MIMO Near-ML Detector with Preprocessing

Guest Editors’ Introduction to Special Issue on Advances in DSP System Design

Automated Design Space Exploration for DSP Applications

Similar Documents

Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits

A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000

Latest Advances on Design and Implementation of DSP Systems

Memory Access Optimized VLSI for 5000-Word Continuous Speech Recognition

Exploration and Rapid Prototyping of DSP Applications using SystemC Behavioral Simulation and High-level Synthesis

POWER-Area-Performance Characteristics of FPGA-based Sigma-Delta FIR Filters

Word-Length Aware DSP Hardware Design Flow Based on High-Level Synthesis

A VLSI 8 × 8 MIMO Near-ML Detector with Preprocessing

Guest Editors’ Introduction to Special Issue on Advances in DSP System Design

Automated Design Space Exploration for DSP Applications