NDLI: Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits

Content Provider	Springer Nature Link
Author	Hu, Yingbo Parhi, Keshab K.
Copyright Year	2012
Abstract	This paper develops and demonstrates the design and optimization method for fixed coefficient Finite Impulse Response (FIR) filters using sub-threshold circuits to achieve the minimum energy per operation. Sub-threshold circuit current, delay, power consumption, energy per operation and temperature dependence are modeled theoretically and analyzed using Matlab. Then the filter design and optimization are presented. With a frequency characteristic of 80 dB magnitude and 9.6 kHz bandwidth, the 16-bit fixed-point coefficients of the linear phase equiripple low-pass filter are generated from Matlab. Canonical Signed Digit (CSD) arithmetic is used for multiplierless design to improve both cost and performance. The transposed structure and symmetry structure are applied to optimize the delay and cost further. Horner’s rule is used to improve the precision. Tree-height reduction and subexpression sharing at Register Transfer Level (RTL) are used for further delay and cost reduction. Six versions of the filter with the same group of coefficients are designed and synthesized using Design Compiler with a 65 nm process. Synthesis results show that the area of the final version is reduced by 44% compared with the original design at a fixed frequency of 250 MHz, and at the highest frequency of each design, the area is reduce by about 23% while the performance is improved by 60%. These results show the design and optimization method developed in this paper can improve both the area and performance significantly. One adder from the synthesis netlist is simulated at the transistor-level using HSPICE to obtain characteristics of sub-threshold operations. The supply voltage varies from 1.2 to 0.08 V and temperatures from 0 to 110°C. The experiment results verify most characteristics of the sub-threshold models, but also reveal some limitations and defects of the theoretical models and previous results. The observations are discussed carefully with quantitative and qualitative analysis. For 25°C, the minimum energy point for the adder is 0.22 V. Finally, the results of the adder are used to estimate the energy per operation for the filters. For a fixed frequency of 36.4 kHz at 0.22 V, the estimated energy values vary from 4.8 to about 2.7 pJ for the six designed filters.
Starting Page	259
Ending Page	274
Page Count	16
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	70
Issue Number	3
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2012-02-28
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	FIR filter Multiplierless Sub-threshold circuits Minimum energy point Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimized Implementation of RNS FIR Filters Based on FPGAs

Optimization of Flexible Filter Banks Based on Fast Convolution

POWER-Area-Performance Characteristics of FPGA-based Sigma-Delta FIR Filters

Fast Integer Word-length Optimization for Fixed-point Systems : Integer Word-length Optimization

Automated Design Space Exploration for DSP Applications

Highly Parallelable Bidimensional Median Filter for Modern Parallel Programming Models

Hierarchical Resampling Algorithm and Architecture for Distributed Particle Filters

An Efficient Delayless Sub-band Filtering for Adaptive Feedback Compensation in Hearing Aid

Fine-tuned High-speed Implementation of a GPU-based Median Filter

Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits

Similar Documents

Optimized Implementation of RNS FIR Filters Based on FPGAs

Optimization of Flexible Filter Banks Based on Fast Convolution

POWER-Area-Performance Characteristics of FPGA-based Sigma-Delta FIR Filters

Fast Integer Word-length Optimization for Fixed-point Systems : Integer Word-length Optimization

Automated Design Space Exploration for DSP Applications

Highly Parallelable Bidimensional Median Filter for Modern Parallel Programming Models

Hierarchical Resampling Algorithm and Architecture for Distributed Particle Filters

An Efficient Delayless Sub-band Filtering for Adaptive Feedback Compensation in Hearing Aid

Fine-tuned High-speed Implementation of a GPU-based Median Filter

Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits